

***Advanced Backplane
Circuits
Data Book***

ETL Enhanced Transceiver Logic

1

BTL Backplane Transceiver Logic

2

GTL Gunning Transceiver Logic

3

ABT/CBT 25- Ω Incident-Wave Switching Drivers

4

Mechanical Data

5

PRODUCT STAGE STATEMENTS

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

PRODUCT PREVIEW information concerns products in the formative or design of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

The next statements must be used in combination:

UNLESS OTHERWISE NOTED this document contains **PRODUCTION DATA** information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

If any of the pages contain **PRODUCT PREVIEW** information, this statement must appear at the lower left on those pages:

PRODUCT PREVIEW information concerns products in formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If any of the pages contain **ADVANCE INFORMATION**, this statement must appear at the lower left on those pages:

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

CONTENTS

Chapter 1 – ETL Enhanced Transceiver Logic	1-1
SN74ABTE16245	1-3
SN74ABTE16246	1-11
Chapter 2 – BTL Backplane Transceiver Logic	2-1
Next Generation Futurebus+/BTL Transceivers allow single-sided SMT manufacturing	2-3
SN74FB1650	2-11
SN74FB1651	2-19
SN74FB2031	2-29
SN74FB2032	2-37
SN74FB2033A	2-45
SN74FB2033H	2-57
SN74FB2040	2-67
SN74FB2041	2-73
Chapter 3 – GTL Gunning Transceiver Logic	3-1
SN74GTL16612	3-3
SN74GTL16616	3-9
Chapter 4 – ABT/CBT 25-Ω Incident-Wave Switching Drivers	4-1
SN74ABT25245	4-3
SN74BCT25244	4-9
SN74BCT25245	4-13
Chapter 5 – Mechanical Data	5-1
DGG/R-PDSO-G**	5-3
DL/R-PDSO-G**	5-4
DW/R-PDSO-G**	5-5
NT/R-PDIP-T24	5-6
RC052	5-7
PCA100	5-8
PZ/S-PQFP-G100	5-9

ETL Enhanced Transceiver Logic

1

BTL Backplane Transceiver Logic

2

GTL Gunning Transceiver Logic

3

ABT/CBT 25- Ω Incident-Wave Switching Drivers

4

Mechanical Data

5


Texas Instruments has developed Enhanced Transceiver Logic (ETL) devices designated ABTE that are compatible with the ETL standard. By using these devices, the performance and functionality of VME and proprietary TTL backplanes can be improved. Fully backward compatible with TTL, the ETL transceivers offer a narrower switching region, improved noise margins, live insertion, bushold on inputs, series damping resistors on high-drive outputs, and space-saving package options.

SN54ABTE16245, SN74ABTE16245 16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS226D - JULY 1993 - REVISED AUGUST 1994

- Supports the VME64 ETL Specification
- Reduced, TTL-Compatible, Input Threshold Range
- High-Drive Outputs ($I_{OH} = -60$ mA, $I_{OL} = 90$ mA) Support 25- Ω Incident-Wave Switching
- V_{CC} BIAS Pin Minimizes Signal Distortion During Live Insertion
- Internal Pullup Resistor on \overline{OE} Keeps Outputs in High-Impedance State During Power Up or Power Down
- Members of the Texas Instruments *Widebus*[™] Family
- State-of-the-Art EPIC-II B[™] BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- 25- Ω Series Dampening Resistor on B Port
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-Mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABTE16245 . . . WD PACKAGE
SN74ABTE16245 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The ABTE16245 are 16-bit (dual-octal) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The B port has a 25- Ω series output resistor to reduce ringing. Active bus-hold inputs are also found on the B port to hold unused or floating inputs at a valid logic level.

The A port provides for the precharging of the outputs via V_{CC} BIAS, which establishes a voltage between 1.3 V and 1.7 V when V_{CC} is not connected.

The SN74ABTE16245 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABTE16245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABTE16245 is characterized for operation from -40°C to 85°C .

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


SN54ABTE16245, SN74ABTE16245
16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS226D – JULY 1993 – REVISED AUGUST 1994

FUNCTION TABLE
 (each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	A data to B bus
L	H	B data to A bus
H	X	Isolation

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	-0.5 V to 5.5 V
Current into any output in the high state, I_{OH}	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	-18 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



SN54ABTE16245, SN74ABTE16245
16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS226D – JULY 1993 – REVISED AUGUST 1994

recommended operating conditions (see Note 3)

			SN54ABTE16245			SN74ABTE16245			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX			
V_{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V		
V_{IH}	High-level input voltage	\overline{OE}	2			2			V		
		Except \overline{OE}	1.6			1.6					
V_{IL}	Low-level input voltage	\overline{OE}	0.8			0.8			V		
		Except \overline{OE}	1.4			1.4					
V_I	Input voltage		0	V_{CC}	0	V_{CC}		V			
I_{OH}	High-level output current	B bus	-12			-12			mA		
		A bus	-24			-60					
I_{OL}	Low-level output current	B bus	12			12			mA		
		A bus	64			90					
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	10			10			ns/V		
T_A	Operating free-air temperature		-55		125		-40		85		°C

NOTE 3: Unused or floating pins (input or A-bus I/O) must be held high or low.

SN54ABTE16245, SN74ABTE16245

16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS226D – JULY 1993 – REVISED AUGUST 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54ABTE16245			SN74ABTE16245			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}		$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$	-1.2			-1.2			V
V_{OH}	B port	$V_{CC} = 5.5\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
		$V_{CC} = 4.5\text{ V}$	2.4			2.4			
	A port	$V_{CC} = 5.5\text{ V}$, $I_{OH} = -1\text{ mA}$	2			2			
		$V_{CC} = 4.5\text{ V}$	4.5			4.5			
V_{OL}	B port	$V_{CC} = 5.5\text{ V}$, $I_{OH} = -32\text{ mA}$	2.4			2.4			V
		$V_{CC} = 4.5\text{ V}$	2			2			
	A port	$V_{CC} = 5.5\text{ V}$, $I_{OL} = 1\text{ mA}$	0.4			0.4			
		$V_{CC} = 4.5\text{ V}$	0.8			0.8			
$I_{I(\text{hold})}$	B port	$V_{CC} = 4.5\text{ V}$, $V_I = 0.8\text{ V}$	100			100			μA
		$V_{CC} = 4.5\text{ V}$, $V_I = 2\text{ V}$	-100			-100			
I_{ij}	Control inputs	$V_{CC} = 5.5\text{ V}$, $V_I = 0\text{ to }5.5\text{ V}$	± 500			± 500			μA
	A or B ports	$V_{CC} = 5.5\text{ V}$, $V_I = V_{CC}\text{ or GND}$	± 1			± 1			
I_{OZH}^\ddagger	A port	$V_{CC} = 5.5\text{ V}$, $V_O = 2.7\text{ V}$	10			10			μA
I_{OZL}^\ddagger	A port	$V_{CC} = 5.5\text{ V}$, $V_O = 0.5\text{ V}$	-10			-10			μA
I_O	A port	$V_{CC} = 5.5\text{ V}$, $V_O = 0$	-50	-120	-180	-50	-180	μA	
	B port		-25	-52	-90	-25	-90		
I_{off}		$V_{CC} = 0$, $V_I\text{ or }V_O < 4.5\text{ V}$, $V_{CCBIAS} = 0$	± 100			± 100			μA
I_{CC}	A or B ports	$V_{CC} = 5.5\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high	28	36	28	36	mA	
			Outputs low	38	48	38	48		
			Outputs disabled	20	32	20	32		
I_{CCD}	A or B ports	$V_{CC} = 5\text{ V}$, $C_L = 50\text{ pF}$	\overline{OE} high	0.02		0.02		mA/MHz	
			\overline{OE} low	0.33		0.33			
C_i	Control inputs	$V_I = 2.5\text{ V or }0.5\text{ V}$	2.5	4	2.5	4	pF		
C_{io}	I/O ports	$V_O = 2.5\text{ V or }0.5\text{ V}$	4.5	8	4.5	8	pF		

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ The parameters I_{OZH} and I_{OZL} include the input leakage current.

SN54ABTE16245, SN74ABTE16245 16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS226D - JULY 1993 - REVISED AUGUST 1994

live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	SN54ABTE16245			SN74ABTE16245			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
I_{CC} (V_{CCBIAS})	$V_{CC} = 0$ to 4.5 V, $V_{CCBIAS} = 4.5$ V to 5.5 V, $I_O(DC) = 0$	250	700		250	700		μA	
	$V_{CC} = 4.5$ V to 5.5 V†, $V_{CCBIAS} = 4.5$ V to 5.5 V, $I_O(DC) = 0$		20			20			
V_O	A port	$V_{CC} = 0$, $V_{CCBIAS} = 4.5$ V to 5.5 V	1.1	1.5	1.9	1.1	1.5	1.9	V
		$V_{CC} = 0$, $V_{CCBIAS} = 4.75$ V to 5.25 V	1.3	1.5	1.7	1.3	1.5	1.7	
I_O	A port	$V_{CC} = 0$, $V_O = 0$, $V_{CCBIAS} = 4.5$ V	-20		-100	-20		-100	μA
		$V_{CC} = 0$, $V_O = 3$ V, $V_{CCBIAS} = 4.5$ V	20		100	20		100	

† All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ C$.

‡ $V_{CC} = 0.5$ V < V_{CCBIAS}

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ C$			SN54ABTE16245		SN74ABTE16245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	B	1.5	3.3	4.2	1.5	5.4	1.5	5.2	ns
t_{PHL}			1.5	3.8	4.6	1.5	5.4	1.5	5.2	
t_{PLH}	B	A	1.5	3	3.8	1.5	4.7	1.5	4.5	ns
t_{PHL}			1.5	3.1	4	1.5	4.7	1.5	4.5	
t_{PZH}	OE	A	2	3.9	5.3	2	6.4	2	6.2	ns
t_{PZL}			2	4.4	5.9	2	7	2	6.8	
t_{PZH}	OE	B	2	4.5	6	2	7.3	2	7.1	ns
t_{PZL}			2	5	6.4	2	7.5	2	7.3	
t_{PHZ}	OE	A	2	4.9	5.9	2	7	2	6.7	ns
t_{PLZ}			2	3.7	4.6	2	5.4	2	5.1	
t_{PHZ}	OE	B	2	5.2	6.2	2	7.2	2	7	ns
t_{PLZ}			2	4	5	2	5.8	2	5.5	

SN54ABTE16245, SN74ABTE16245

16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS226D – JULY 1993 – REVISED AUGUST 1994

extended switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABTE16245		SN74ABTE16245		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	B	A	$R_X = 13 \Omega$	1.5	3.2	4	1.5	5	1.5	4.8	ns
t_{PHL}				1.5	3.8	4.7	1.5	5.8	1.5	5.6	
t_{PLH}	B	A	$R_X = 26 \Omega$	1.5	3.1	4	1.5	4.8	1.5	4.6	ns
t_{PHL}				1.5	3.5	4.4	1.5	5.2	1.5	4.9	
t_{PLH}	B	A	$R_X = 56 \Omega$	1.5	3	3.8	1.5	4.7	1.5	4.5	ns
t_{PHL}				1.5	3.3	4.2	1.5	5.1	1.5	4.7	
$t_{sk(p)}$	B	A	$R_X = \text{Open}$		0.1	0.6		2		2	ns
	A	B			0.4	0.8		2		2	
	B	A	$R_X = 26 \Omega$		0.3	0.8		2		2	
$t_{sk(o)}$	B	A	$R_X = \text{Open}$		0.3	0.7		1.3		1.3	ns
	A	B			0.7	1.1		1.3		1.3	
	B	A	$R_X = 26 \Omega$		0.5	1		1.3		1.3	
t_t^\dagger	B	A	$R_X = 26 \Omega$	0.5	0.8	1.5	0.5	1.5	0.5	1.5	ns
t_t^\ddagger	A	B	Rise or fall time 10%–90%	3.5	5.5	7.3	3.5	8.1	3.5	7.9	ns

$^\dagger t_r/t_f$ between $V_O = 1$ V/2 V

$^\ddagger t_r/t_f$ between 10% and 90% of output waveform

NOTE 4: Limits are specified but not tested.

extended output characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (see Note 4 and Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	LOAD	SN54ABTE16245		SN74ABTE16245		UNIT
					MIN	MAX	MIN	MAX	
$t_{sk(temp)}$	A	B	$V_{CC} = \text{Constant},$ $\Delta T_A = 20^\circ$ C	$R_X = 56 \Omega$	3		2.5		ns
	B	A			4.5		4		
$t_{sk(load)}$	B	B	$V_{CC} = \text{Constant},$ Temperature = Constant	$R_X = 13, 26,$ or 56Ω	4.5		4		ns

NOTE 4: Limits are specified but not tested.

SN54ABTE16245, SN74ABTE16245
16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS226D – JULY 1993 – REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION




- NOTES:
- A. Pulse skew, $t_{sk(p)}$, is defined as the difference in propagation delay times t_{PLH1} and t_{PLH2} on the same terminal at identical operating conditions.
 - B. Output skew, $t_{sk(o)}$, is defined as the difference in propagation delay of the fastest and slowest paths on a single device that originate at either a single input or multiple simultaneously switched inputs, (e.g., $t_{PLH1} - t_{PLH2}$).
 - C. Temperature skew, $t_{sk(temp)}$, is the output skew of two devices, both having the same value of $V_{CC} \pm 1\%$ and with package temperature differences of 20°C from each other.
 - D. Load skew, $t_{sk(load)}$, is measured with R_X in Figure 2 at 13Ω for one unit and 56Ω for the other unit.

Figure 1. Voltage Waveforms for Extended Characteristics

SN54ABTE16245, SN74ABTE16245
16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS226D – JULY 1993 – REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION



$R_X = 13, 26, 56 \Omega$


LOAD CIRCUIT FOR OUTPUTS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

SWITCHING TABLE LOADS	S1	S2
t_{PLH}/t_{PHL} (A and B port)	Up	Open
t_{PLZ}/t_{PZL}	Up	7 V
t_{PHZ}/t_{PZH}	Up	Open

EXTENDED SWITCHING TABLE LOADS	S1	S2
$t_{PLH}/t_{PHL}/t_{sk}$ (A port)	Down	X
$t_{PLH}/t_{PHL}/t_{sk}$ (B port)	Up	Open
t_t (A port) (see Note E)	Down	X
t_t (B port) (see Note F)	Up	Open



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_t is measured at 1 V to 2 V.
 F. t_t is measured at 10% to 90%.

Figure 2. Load Circuit and Voltage Waveforms


SN54ABTE16246, SN74ABTE16246

11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS

SCBS227B - JULY 1993 - REVISED AUGUST 1994

- Supports the VME64 ETL Specification
- Reduced, TTL-Compatible, Input Threshold Range
- High-Drive Outputs ($I_{OH} = -60$ mA, $I_{OL} = 90$ mA) Support $25\text{-}\Omega$ Incident-Wave Switching
- V_{CCBIAS} Pin Minimizes Signal Distortion During Live Insertion
- Internal Pullup Resistor on \overline{OE} Keeps Outputs in High-Impedance State During Power Up or Power Down
- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- $25\text{-}\Omega$ Series Dampening Resistor on B Port
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-Mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABTE16246 . . . WD PACKAGE
SN74ABTE16246 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The ABTE16246 are 11-bit noninverting transceivers designed for synchronous two-way communication between buses. These devices consist of open-collector and 3-state outputs. They allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated. When \overline{OE} is low, the device is active.

The B port has a $25\text{-}\Omega$ series output resistor to reduce ringing. Active bus-hold inputs are also found on the B port to hold unused or floating inputs at a valid logic level.

The A port provides for the precharging of the outputs via V_{CCBIAS} , which establishes a voltage between 1.3 V and 1.7 V when V_{CC} is not connected.

The SN74ABTE16246 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABTE16246 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABTE16246 is characterized for operation from -40°C to 85°C .

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS

SCBS227B – JULY 1993 – REVISED AUGUST 1994

FUNCTION TABLE

INPUTS		OPERATION
OE	DIR	
L	L	A data to B bus
L	H	B data to A bus
H	X	Isolation

logic diagram (positive logic)



SN54ABTE16246, SN74ABTE16246 11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS

SCBS227B – JULY 1993 – REVISED AUGUST 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	–0.5 V to 5.5 V
Current into any output in the low state, I_O	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	–18 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	0.85 W
DL package	1.2 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 3)

		SN54ABTE16246			SN74ABTE16246			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	OE	2		2		V	
		Except OE	1.6		1.6			
V_{IL}	Low-level input voltage	OE	0.8		0.8		V	
		Except OE	1.4		1.4			
V_{OH}	High-level output voltage	1A–8A		5.5	0	5.5	V	
V_I	Input voltage	0	V_{CC}		0	V_{CC}		V
I_{OH}	High-level output current	B bus	–12		–12		mA	
		9A–11A	–24		–64			
I_{OL}	Low-level output current	B bus	12		12		mA	
		A bus	64		90			
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10		ns/V	
T_A	Operating free-air temperature	–55	125		–40	85		°C

NOTE 3: Unused or floating pins (input or A-bus I/O) must be held high or low.

SN54ABTE16246, SN74ABTE16246

11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS

WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS

SCBS227B – JULY 1993 – REVISED AUGUST 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ABTE16246			SN74ABTE16246			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA		-1.2			-1.2			V
V _{OH}	B port	V _{CC} = 5.5 V, I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2			V	
		V _{CC} = 4.5 V, I _{OH} = -1 mA	2.4			2.4				
	V _{CC} = 4.5 V, I _{OH} = -12 mA	2			2					
	9A-11A	V _{CC} = 5.5 V, I _{OH} = -1 mA	4.5			4.5				
V _{CC} = 4.5 V, I _{OH} = -32 mA		2.4			2.4					
		V _{CC} = 4.5 V, I _{OH} = -64 mA					2			
I _{OH}	1A-8A	V _{CC} = 4.5 V, V _{OH} = 5.5 V	20			20			μA	
V _{OL}	B port	V _{CC} = 4.5 V	I _{OL} = 1 mA	0.4			0.4			V
			I _{OL} = 12 mA				0.8			
	A port	V _{CC} = 4.5 V	I _{OL} = 64 mA	0.55			0.55			
			I _{OL} = 90 mA				0.9			
I _{I(hold)}	B port	V _{CC} = 4.5 V	V _I = 0.8 V	100			100			μA
			V _I = 2 V	-100			-100			
		V _{CC} = 5.5 V, V _I = 0 to 5.5 V	±500			±500				
I _I	Control inputs	V _{CC} = 5.5 V, V _I = V _{CC} or GND	±1			±1			μA	
	A or B ports		±20			±20				
I _{OZH} ‡	9A-11A	V _{CC} = 5.5 V, V _O = 2.7 V	10			10			μA	
I _{OZL} ‡	9A-11A	V _{CC} = 5.5 V, V _O = 0.5 V	-10			-10			μA	
I _O	A port	V _{CC} = 5.5 V, V _O = 0	-50	-120	-180	-50	-180	μA		
	B port		-25	-52	-90	-25	-90			
I _{off}	V _{CC} = 0, V _{CCBIAS} = 0, V _I or V _O ≤ 4.5 V		±100			±100			μA	
I _{CC}	A or B ports	V _{CC} = 5.5 V, I _O = 0, V _I = V _{CC} or GND	Outputs high	28	36	28	36	mA		
			Outputs low	38	48	38	48			
			Outputs disabled	20	32	20	32			
I _{CCD}	A or B ports	V _{CC} = 5 V, C _L = 50 pF	OE high	0.02			0.02			mA/ MHz
			OE low	0.33			0.33			
C _I	Control inputs	V _I = 2.5 V or 0.5 V		2.5	4	2.5	4	pF		
C _{IO}	I/O ports	V _O = 2.5 V or 0.5 V		4.5	8	4.5	8	pF		

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ The parameters I_{OZH} and I_{OZL} include the input leakage current.



SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS

SCBS227B - JULY 1993 - REVISED AUGUST 1994

live-insertion specifications over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	SN54ABTE16246			SN74ABTE16246			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
I_{CC} (V_{CCBIAS})		$V_{CC} = 0$ to 4.5 V, $V_{CCBIAS} = 4.5$ V to 5.5 V, $I_{O(DC)} = 0$		250	700		250	700	μA
		$V_{CC} = 4.5$ V to 5.5 V‡, $V_{CCBIAS} = 4.5$ V to 5.5 V, $I_{O(DC)} = 0$			20			20	
V_O	A port	$V_{CC} = 0$, $V_{CCBIAS} = 4.5$ V to 5.5 V	1.1	1.5	1.9	1.1	1.5	1.9	V
		$V_{CC} = 0$, $V_{CCBIAS} = 4.75$ V to 5.25 V	1.3	1.5	1.7	1.3	1.5	1.7	
I_O	A port	$V_{CC} = 0$, $V_O = 0$, $V_{CCBIAS} = 4.5$ V	-20		-100	-20		-100	μA
		$V_{CC} = 0$, $V_O = 3$ V, $V_{CCBIAS} = 4.5$ V			20			100	

† All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ C$.

‡ $V_{CC} - 0.5$ V - V_{CCBIAS}

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ C$			SN54ABTE16246		SN74ABTE16246		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	B	1.5	3.1	4.2	1.5	5.4	1.5	5.2	ns
t_{PHL}			1.5	3.5	4.6	1.5	5.4	1.5	5.2	
t_{PLH}	9B-11B	9A-11A	1.5	3	3.8	1.5	4.7	1.5	4.5	ns
t_{PHL}			1.5	3.2	4	1.5	4.7	1.5	4.5	
t_{PLH}^{\S}	1B-8B	1A-8A	1.5	3.2	4	1.5	4.7	1.5	4.5	ns
t_{PLH}^{ϵ}			7.5	8.9	9.7	7.5	10.6	7.5	10.3	ns
t_{PHL}			1.5	3.2	4	1.5	4.7	1.5	4.5	ns
t_{PZH}	OE	9A-11A	2	4.3	5.3	2	6.4	2	6.2	ns
t_{PZL}		1A-11A	2	4.4	5.4	2	7	2	6.8	
t_{PZH}	OE	B	2	4.3	6	2	7.3	2	7.1	ns
t_{PZL}			2	4.5	6.4	2	7.5	2	7.3	
t_{PHZ}	OE	9A-11A	2	4.2	5.9	2	7	2	6.7	ns
t_{PLZ}		1A-11A	2	3.5	4.6	2	5.4	2	5.1	
t_{PHZ}	OE	B	2.5	4.3	6.2	2.5	7.2	2.5	7	ns
t_{PLZ}			2	3.6	5	2	5.8	2	5.5	

\S Measurement point is $V_{OL} + 0.3$ V.

ϵ Measurement point is $V_{OL} + 1.5$ V.

SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS

SCBS227B – JULY 1993 – REVISED AUGUST 1994

extended switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			SN54ABTE16246		SN74ABTE16246		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	9B–11B	9A–11A	$R_X = 13\ \Omega$	1.5	3.2	4	1.5	5	1.5	4.8	ns
t_{PHL}				1.5	3.8	4.7	1.5	5.8	1.5	5.6	
t_{PHL}	1B–8B	1A–8A	$R_X = 13\ \Omega$	1.5	3.3	4.2	1.5	5	1.5	4.8	ns
t_{PLH}	9B–11B	9A–11A	$R_X = 26\ \Omega$	1.5	3.1	4	1.5	4.8	1.5	4.6	ns
t_{PHL}				1.5	3.5	4.4	1.5	5.2	1.5	4.9	
t_{PHL}	1B–8B	1A–8A	$R_X = 26\ \Omega$	1.5	3.1	4	1.5	4.6	1.5	4.4	ns
t_{PLH}	9B–11B	1A–8A	$R_X = 56\ \Omega$	1.5	3	3.8	1.5	4.7	1.5	4.5	ns
t_{PHL}				1.5	3.3	4.2	1.5	5.1	1.5	4.7	
t_{PHL}	1B–8B	1A–8A	$R_X = 56\ \Omega$	1.5	3	4	1.5	4.6	1.5	4.4	ns
$t_{sk(p)}$	B	A	$R_X = \text{Open}$		0.1	0.6		2		2	ns
	A	B			0.4	0.8		2		2	
	B	A	$R_X = 26\ \Omega$		0.3	0.8		2		2	
$t_{sk(o)}$	B	A	$R_X = \text{Open}$		0.3	0.7		1.3		1.3	ns
	A	B			0.7	1.1		1.3		1.3	
	B	A	$R_X = 26\ \Omega$		0.5	1		1.3		1.3	
$t_{r\ddagger}$	B	A	$R_X = 26\ \Omega$	0.5	0.8	1.5	0.5	1.5	0.5	1.5	ns
$t_{f\ddagger}$	A	B	Rise or fall time 10%–90%	3.5	5.5	7.3	3.5	8.1	3.5	7.9	ns

$\ddagger t_r/t_f$ between $V_O = 1$ V/2 V.

$\ddagger t_r/t_f$ between 10% and 90% of output waveform


NOTE 4: Limits are specified but not tested.

extended output characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (see Note 4 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	LOAD	SN54ABTE16246		SN74ABTE16246		UNIT
					MIN	MAX	MIN	MAX	
$t_{sk(\text{temp})}$	A	B	$V_{CC} = \text{Constant},$ $\Delta T_A = 20^\circ\text{C}$	$R_X = 56\ \Omega$	3		2.5		ns
	B	A			4.5		4		
$t_{sk(\text{load})}$	B	A	$V_{CC} = \text{Constant},$ Temperature = Constant	$R_X = 13, 26,$ or $56\ \Omega$	4.5		4		ns

NOTE 4: Limits are specified but not tested.

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Pulse skew, $t_{sk(p)}$, is defined as the difference in propagation delay times t_{PLH1} and t_{PHL1} on the same terminal at identical operating conditions.
- B. Output skew, $t_{sk(o)}$, is defined as the difference in propagation delay of the fastest and slowest paths on a single device that originate at either a single input or multiple simultaneously switched inputs, (e.g., $t_{PLH1} - t_{PLH2}$).
- C. Temperature skew, $t_{sk(temp)}$, is the output skew of two devices, both having the same value of $V_{CC} \pm 1\%$ and with package temperature differences of 20°C from each other.
- D. Load skew, $t_{sk(load)}$, is measured with R_X in Figure 2 at $13\ \Omega$ for one unit and $56\ \Omega$ for the other unit.

Figure 1. Voltage Waveforms for Extended Characteristics

SN54ABTE16246, SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS


SCBS227B – JULY 1993 – REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION



† $R_X = 13, 26, 56 \Omega$


LOAD CIRCUIT FOR OUTPUTS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

SWITCHING TABLE LOADS	S1	S2
t_{PLH}/t_{PHL} (9A – 11A and B port)	Up	Open
t_{PLH}/t_{PHL} (1A – 8A)	Up	7 V
t_{PLZ}/t_{PZL}	Up	7 V
t_{PHZ}/t_{PZH} (except 1A – 8A)	Up	Open

EXTENDED SWITCHING TABLE LOADS	S1	S2
$t_{PLH}/t_{PHL}/t_{sk}$ (A port)	Down	X
$t_{PLH}/t_{PHL}/t_{sk}$ (B port)	Up	Open
t_t (A port) (see Note E)	Down	X
t_t (B port) (see Note F)	Up	Open



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_t is measured at 1 V to 2 V.
 F. t_t is measured at 10% to 90%.

Figure 2. Load Circuit and Voltage Waveforms

ETL Enhanced Transceiver Logic

1

BTL Backplane Transceiver Logic

2

GTL Gunning Transceiver Logic

3

ABT/CBT 25- Ω Incident-Wave Switching Drivers

4

Mechanical Data

5

The demand for high-performance Backplane Transceiver Logic (BTL) and Futurebus+ (FB+) bus-interface devices continues to grow in telecommunications, networking, and mainframe applications. The BTL/FB+ standard uses a greatly reduced output swing and a tighter switching margin compared to the TTL standard.

The reduced-output BTL/FB+ transceivers from TI provide high drive and speed while minimizing skew and ground-bounce noise, and are compatible with IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (FB+).

NEXT GENERATION FUTUREBUS+/BTL TRANSCEIVERS ALLOW SINGLE-SIDED SMT MANUFACTURING

INTRODUCTION

Futurebus+ (IEEE 896.2-1991) and BTL (IEEE 1194.1-1991) designs offer significant performance advantages over conventional TTL backplane implementations, but these advantages come with trade-offs. Switching noise in the form of ground bounce and EMI must be controlled, and proper termination schemes must be employed to ensure signal integrity in this high speed switching environment. Trade-offs for price in the form of total system solution vs. overall system performance are also of concern. This paper begins with the historical perspective on signal integrity issues addressed by the above cited IEEE bodies, and follows with new pioneering bus interface solutions to help reduce overall FB+ or BTL system costs and design complexities.

CURRENT GENERATION OF FB+/BTL TRANSCEIVERS

Pursuant to the above cited IEEE standards, a number of suppliers have developed BTL and/or Futurebus+ compliant transceiver solutions. These devices share the same reduced output swing and tight switching thresholds shown in Figure 1, and also include slew rate control circuitry as shown in Figure 2. The various devices differ considerably in wafer fab process technology, propagation delay performance, and other performance metrics (Table I).




Fig. 1: Comparison of TTL and BTL switching standards




Fig 2: Illustration of Output Edge rate Control (OEC™)

Table I: BTL/Futurebus+ transceiver offering on available today

Transceiver	Technology	Bits/Pkg	Tpd
ALS056/057 [®]	3 μ Bipolar	4/8	20ns
DS3890 [®]	2 μ Bipolar	8*	15ns
DS3896/7 [®]	1.5 μ Bipolar	4/8	12ns
DS3893A [®]	1.2 μ Bipolar	4	7ns
FB2031/40	0.8 μ BiCMOS	8/9	6ns


* Note: unidirectional driver only; not a true bi-directional transceiver

[®]Note: not a TI product

The above table shows an evolutionary progression in bipolar wafer fab technology and hence faster propagation delay performance. Bipolar fab technologies are chosen for this class of device for their high drive capability, low switching noise, and relative ease of designing (relative to pure CMOS) the pseudo-analog circuitry required to meet the slew rate control requirement mentioned above. Bipolar circuits have the disadvantage of relatively high power dissipation. The heat generated by this high power dissipation coupled with the large switching currents coming from the bus termination place a thermal limitation on the number of bits that can be integrated into a single standard IC package (typically only 4 bits).

The newer class of BiCMOS transceivers employ a bipolar output structure to achieve the desired drive, noise, and slew rate control of the previous generation products. They also offer higher performance, much lower power dissipation, and take the next step towards higher integration (8 or 9 bits). However, even this level of density and performance is not totally sufficient for some emerging 128-bit applications. And at 9 bits, the devices are again up against the thermal capabilities of the packages: even with low power BiCMOS technology.

Futurebus+ (IEEE 896.2-1991) adds an additional constraint to board layout by mandating that all compliant cards have a maximum stub length of 25mm to reduce loading and minimize reflections. This is also a wise "rule of thumb" for non-Futurebus+ BTL designs. As data paths have increased in width from 32 to 64-bits (128-bits in the future), this stub length requirement has forced system designers to wrestle with the manufacturing problems of double-sided surface mounting of the transceivers on boards as large as 12 Standard Units (12SU). Even with the relatively dense packaging of today's fastest and most integrated transceivers, this can be a formidable design problem; adding significantly to the overall manufacturing cost of a board (Figure 3).



* Note: the "*" or second part type descriptor indicates that a second transceiver is mounted on the opposite side of the board

Fig 3: Uncached 64-bit FB+ layout with TI's controller chipset and today's most integrated transceivers

Another problem with the current generation of transceivers is the purchasing requirement for multiple transceiver types. Continuing with the above example, the common 64-bit uncached solution requires three different transceiver types for a complete distributed arbitration Futurebus+ implementation shown in Table II below.

Table II: Transceiver descriptions for 64-bit uncached FB+ board using FB20xx series transceivers

Device	Description	Qty/Board
FB2031	9-Bit Data/Address Xcver w/ Clk & Latch	9
FB2032*	Arbitration Contest Transceiver	1
FB2040	8-bit status/sync Xcver w/split TTL I/O	3
TOTAL PART COUNT:		13

* Optional; for distributed arbitration only

These transceivers were designed quite differently from one another due to the specific functions they perform in the system (data/address, sync, arbitration, status, or command). Figure 4 highlights the functional differences between the FB2040 (status and sync transceiver) and the FB2031 (address/data transceiver). The main distinctions to note here are the "universal" storage modes (transparent, latched, or clocked) of the FB2031 and the separate or "split" TTL I/O pins of the FB2040. And as noted above, until recently, efforts to develop any sort of true universal FB+/BTL transceiver have not been practical due to the absence of a viable high-power fine pitch package beyond 56 pins in the industry.




Fig 4: Functional differences between FB2040 control transceiver and FB2031 address/data transceiver

A NEW GENERATION OF FB+/BTL TRANSCEIVERS

As a response to the market need for single-sided surface mounting and simplified transceiver architectures, TI has developed both a high-power package and a series of 18-channel FB+/BTL Universal Bus Transceivers (UBT™). These new devices, designated as FB16xxx series, are packaged in a high-power version of the EIAJ standard 100-pin TQFP package (0.5mm lead pitch). A package cross section is shown in figure 5 which reveals a metal heat sink that facilitates the excellent thermal performance of the package.




Fig 5: Cross section of thermally enhanced EIAJ 100 TQFP

The FB16xxx series devices are designed with both the universal data storage capabilities of the FB2031 address/data transceiver and the separate TTL I/O of the FB2040 control transceiver, and can be configured as two independent 9-channel or one coherent 18-channel transceiver (figure 6).





Fig 6: Functional circuit diagram of FB1650x

This flexible design approach eliminates the need for double-sided surface mounting--along with all of the associated manufacturing costs--and still meets the IEEE 896.2-1991 25mm maximum stub length requirements as shown in Figure 7.



* Note: no double sided SMT requirement

Fig 7: Uncached 64-bit FB+ layout with TI chipset and FB16xxx transceivers

In addition, the 18 channel architecture lends itself naturally to reduced pin to pin signal skew, and advanced BiCMOS circuit design techniques have been employed to improve propagation delay performance over the previous generation of BiCMOS transceivers. Table III offers a transceiver component count comparison for the same 64-bit uncached Futurebus+ example considered previously.

Table III: Component count comparison for 64-bit uncached FB+ board using FB16xxx series transceivers

Device	Description	Qty/Board
FB16xxx	18-bit TTL/BTL UBT w/split TTL I/O	6
FB2032*	Arbitration Contest Transceiver	1
TOTAL PART COUNT:		7

* Optional; for distributed arbitration only

This represents nearly a 50% reduction in component count and a cost savings of ca. 14% on the transceivers alone. Significant savings (tens of dollars per board) on manufacturing costs are also realized by moving to single-sided SMT manufacturing. Other members of the FB16xxx family include system clock distribution features that lend themselves to more specific end system applications such as ATM hubs and routers (Table IV):

Table IV: Transceiver descriptions for other members of FB16xxx series

Device	Description
FB1650x	18-bit TTL/BTL UBT w/split TTL I/O
FB1651x	17-Channel UBT w/ Separate Buffered and Delayed Clk Bit
FB1652x	17-Channel UBT w/ Separate Buffered Clk Bit (No Delay Line)

CONCLUSION

The high speed data communication requirements of today's fastest board level computers and telecommunications and network switching equipments can be met with Futurebus+ and BTL compatible transceivers and switching levels. Stub length constraints and ever increasing data path widths have made it difficult to control signal integrity and manufacturing and procurement costs in these high performance systems. The next generation of 18-channel FB+/BTL Universal Bus Transceivers meets this market need by facilitating low cost single-sided surface mount manufacturing, and single-device type procurement, characterization, qualification, and specification.

SN54FB1650, SN74FB1650

18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCIEVERS

SCBS178D – AUGUST 1992 – REVISED JULY 1995

description

The 'FB1650 contain two 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with the IEEE 1194.1-1 (BTL) standard.

The \bar{B} port operates at BTL-signal levels. The open-collector \bar{B} ports are specified to sink 100 mA. Two output enables (OEB and \overline{OEB}) are provided for the \bar{B} outputs. When OEB is low, \overline{OEB} is high, or V_{CC} is typically less than 2.5 V, the \bar{B} port is turned off.

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the \bar{B} port when the A-port output enable (OEA) is high. When OEA is low or when V_{CC} is typically less than 2.5 V, the A outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating TTL inputs at a valid logic state.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

The SN54FB1650 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74FB1650 is characterized for operation from 0°C to 70°C .

Function Tables

TRANSCIEVER

INPUTS				FUNCTION
OEA	OEA	OEB	OEB	
X	X	H	L	A data to B bus
L	H	X	X	\bar{B} data to A bus
L	H	H	L	A data to B bus, B data to A bus
X	X	L	X	B-bus isolation
X	X	X	H	
H	X	X	X	A-bus isolation
X	L	X	X	


STORAGE MODE

INPUTS		FUNCTION
LE	CLK	
H	X	Transparent
L	\uparrow	Store data
L	L	Storage

SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCIEVERS

SCBS178D - AUGUST 1992 - REVISED JULY 1995

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} , BIAS V_{CC} , BG V_{CC}	-0.5 V to 7 V
Input voltage range, V_I ; except \bar{B} port	-1.2 V to 7 V
\bar{B} port	-1.2 V to 3.5 V
Voltage range applied to any \bar{B} output in the disabled or power-off state, V_O	-0.5 V to 5.5 V
Voltage range applied to any output in the high state, V_O	-0.5 V to V_{CC}
Input current range (except \bar{B} port)	-40 mA to 5 mA
Current applied to any single output in the low state, I_O : A port	48 mA
\bar{B} port	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): PCA package	1.8 W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCIEVERS

SCBS178D – AUGUST 1992 – REVISED JULY 1995

recommended operating conditions (see Note 2)

		SN54FB1650			SN74FB1650			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} , BG V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
BIAS V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	B port		1.62	2.3	1.62		2.3
		Except B port		2		2		
V_{IL}	Low-level input voltage	B port		0.75	1.47	0.75		1.47
		Except B port				0.8		0.8
I_{IK}	Input clamp current				-18		-18	
I_{OH}	High-level output current				-3		-3	
I_{OL}	Low-level output current	A port		24		24		mA
		B port		100		100		
T_A	Operating free-air temperature	-55		125		0		70

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		SN54FB1650			SN74FB1650			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	B port	$V_{CC} = 4.5\text{ V}$	$I_I = -18\text{ mA}$			-1.2		-1.2		V
	Except B port		$I_I = -40\text{ mA}$			-0.5		-0.5		
V_{OH}	AO port	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -1\text{ mA}$							V
			$I_{OH} = -3\text{ mA}$	2.5	3.3	2.5	3.3			
V_{OL}	AO port	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 24\text{ mA}$	0.35	0.5	0.35	0.5	V		
	B port		$I_{OL} = 80\text{ mA}$	0.75	1.1	0.75	1.1			
			$I_{OL} = 100\text{ mA}$			1.15				1.15
I_I	Except B port	$V_{CC} = 5.5\text{ V}$, $V_I = 5.5\text{ V}$			50		50		μA	
I_{IH}^\ddagger	Except B port	$V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$			50		50		μA	
I_{IL}^\ddagger	Except B port	$V_{CC} = 5.5\text{ V}$, $V_I = 0.5\text{ V}$			-50		-50		μA	
	B port	$V_{CC} = 5.5\text{ V}$, $V_I = 0.75\text{ V}$			-100		-100			
I_{OZH}	AO port	$V_{CC} = 5.5\text{ V}$, $V_O = 2.7\text{ V}$			50		50		μA	
I_{OZL}	AO port	$V_{CC} = 5.5\text{ V}$, $V_O = 0.5\text{ V}$			-50		-50		μA	
I_{OZPU}	AO port	$V_{CC} = 0\text{ to }2.1\text{ V}$, $V_O = 0.5\text{ to }2.7\text{ V}$			50		50		μA	
I_{OZPD}	AO port	$V_{CC} = 2.1\text{ V to }0$, $V_O = 0.5\text{ to }2.7\text{ V}$			-50		-50		μA	
I_{OH}	B port	$V_{CC} = 0\text{ to }5.5\text{ V}$, $V_O = 2.1\text{ V}$			100		100		μA	
I_{OS}^\S	A port	$V_{CC} = 5.5\text{ V}$, $V_O = 0$	-30	-150	-30	-150	mA			
I_{CC}	A port to B port	$V_{CC} = 5.5\text{ V}$, $I_O = 0$			100		100		mA	
	B port to A port				120		120			
C_i	AI port	$V_I = V_{CC}\text{ or GND}$			5.5		5.5		pF	
	Control pins				5.5		5.5			
C_o	AO ports	$V_O = V_{CC}\text{ or GND}$			5.5		5.5		pF	
C_{IO}^\P	B port per P1194.0	$V_{CC} = 0\text{ to }5.5\text{ V}$			5.5		5.5		pF	

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¶ Parameter is based on characterization but is not tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCIEVERS

SCBS178D AUGUST 1992 - REVISED JULY 1995

live-insertion specifications over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		SN54FB1650		SN74FB1650		UNIT
				MIN	MAX	MIN	MAX	
I_{CC} (BIAS V_{CC})		$V_{CC} = 0$ to 4.5 V	$V_B = 0$ to 2 V, V_I (BIAS V_{CC}) = 4.5 V to 5.5 V	0	10	0	450	μA
		$V_{CC} = 4.5$ V to 5.5 V		10	10			
V_O	B port	$V_{CC} = 0$,	V_I (BIAS V_{CC}) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
I_O	B port	$V_{CC} = 0$, $V_B = 1$ V,	V_I (BIAS V_{CC}) = 4.5 V to 5.5 V			-1		μA
		$V_{CC} = 0$ to 5.5 V,	OEB = 0 to 0.8 V		100		100	
		$V_{CC} = 0$ to 2.2 V,	OEB = 0 to 5 V		100		100	

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			$V_{CC} = 5$ V, $T_A = 25$ C		SN54FB1650		SN74FB1650		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency		0	150	0	150	0	150	MHz
t_w	Pulse duration, CLK or LE		3.3		3.3		3.3		ns
t_{su}	Setup time	Data before LE	4.8		5.5		4.8		ns
		Data before CLK \uparrow	4.9				4.9		
t_h	Hold time	Data after LE	1.8		1.8		1.8		ns
		Data after CLK \uparrow	1.1		1.1		1.1		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB1650, SN74FB1650

18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCIEVERS

SCBS178D - AUGUST 1992 - REVISED JULY 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$ $T_A = 25 C$			SN54FB1650		SN74FB1650		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
t_{max}			150			150		150		MHz
t_{PLH}	AI	B	1.8	3.7	5.3	1.8	6.6	1.8	6.2	ns
t_{PHL}			2.9	4.4	6	2.9	7.3	2.9	7.2	
t_{PLH}	LEAB	B	2.7	4.2	5.8	2.7	6.9	2.7	6.4	ns
t_{PHL}			3.5	5	6.5	3.5	7.5	3.5	7.3	
t_{PLH}	CLKAB	B	2.3	3.9	5.5	2.3	6.5	2.3	6	ns
t_{PHL}			2.9	4.5	6.1	2.9	6.8	2.9	6.7	
t_{PLH}	B	AO	3.5	5.9	7.9	3.5	9.7	3.5	8.6	ns
t_{PHL}			2.2	3.7	5.3	2.2	6	2.2	5.7	
t_{PLH}	LEBA	AO	1.8	3.2	4.6	1.8	5.4	1.8	5.1	ns
t_{PHL}			1.7	3	4.4	1.7	5.1	1.7	4.7	
t_{PLH}	CLKBA	AO	1.8	3.1	4.6	1.8	5.4	1.8	5.1	ns
t_{PHL}			1.7	3.1	4.6	1.7	5.3	1.7	4.9	
t_{PLH}	OEB	B	2.7	4.6	6.4	2.7	7.4	2.7	6.7	ns
t_{PHL}			2.9	4.1	5.9	2.9	6.8	2.9	6.6	
t_{PLH}	OEB	B	2.6	4.3	6.2	2.6	7.2	2.6	6.6	ns
t_{PHL}			3.4	4.6	6.4	3.4	7.2	3.4	7	
t_{PZH}	OEA	AO	1.4	2.9	4.4	1.4	5.3	1.4	4.9	ns
t_{PZL}			1.4	2.6	4	1.4	4.9	1.4	4.6	
t_{PHZ}	OEA	AO	1.7	3.4	5.1	1.7	5.9	1.7	5.8	ns
t_{PLZ}			2.2	3.6	5	2.2	5.8	2.2	5.5	
t_{PZH}	OEA	AO	1.7	3.3	4.7	1.7	5.9	1.7	5.5	ns
t_{PZL}			1.7	3.1	4.4	1.7	5.4	1.7	5.1	
t_{PHZ}	OEA	AO	1.5	2.9	4.5	1.5	5.2	1.5	5.1	ns
t_{PLZ}			2	3.1	4.6	2	5	2	4.8	
$t_{sk(p)}^{\ddagger}$ Skew for any single channel $t_{PHL} - t_{PLH}$		AI to B or B to AO	0.5							ns
$t_{sk(o)}^{\ddagger}$ Skew between drivers in the same package		AI to B or B to AO	1							ns
t_t	Transition time, B outputs (1.3 V to 1.8 V)		0.9	1.7	3.1	0.3	6.8	0.5	4.6	ns
	Transition time, AO outputs (10% to 90%)		0.5	2	3.6	0.3	4.3	0.4	4.2	
t_{PR}	B-port input pulse rejection		1			1		1		ns

† All typical values are at $V_{CC} = 5 V$, $T_A = 25 C$.

‡ Skew values are applicable for through mode only.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCIEVERS

SCBS178D AUGUST 1992 REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns. BTL inputs – PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms




SN54FB1651, SN74FB1651 17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS WITH BUFFERED CLOCK LINES

SCBS177C - OCTOBER 1993 - REVISED JULY 1995

- Compatible With IEEE 1194.1-1991 (BTL) Standard
- TTL A Port, Backplane Transceiver Logic \bar{B} Port
- Open-Collector \bar{B} -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- \bar{B} -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL Input Structures Incorporate Active Clamping to Aid in Line Termination
- Package Options Include High-Power Shrink Quad Flat (PCA) Package With 0.5-mm Pin Pitch and Ceramic Quad Flat (HQA) Package

SN54FB1651 . . . HQA PACKAGE
SN74FB1651 . . . PCA PACKAGE
(TOP VIEW)



SN54FB1651, SN74FB1651

17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS

WITH BUFFERED CLOCK LINES

SCBS177C – OCTOBER 1993 – REVISED JULY 1995

description

The 'FB1651 contain an 8-bit and a 9-bit transceiver with a buffered clock. The clock and the transceivers are designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with the IEEE 1194.1-1 (BTL) standard.

The \bar{B} port operates at BTL-signal levels. The open-collector \bar{B} ports are specified to sink 100 mA. Two output enables (OEB and \bar{OEB}) are provided for the \bar{B} outputs. When OEB is low, \bar{OEB} is high, or V_{CC} is typically less than 2.5 V, the \bar{B} port is turned off.

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the \bar{B} port when the A-port output enable (OEA) is high. When OEA is low or when V_{CC} is typically less than 2.5 V, the A outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating TTL inputs at a valid logic state.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

The SN54FB1651 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74FB1651 is characterized for operation from -40°C to 85°C .

Function Tables

TRANSCEIVER


INPUTS				FUNCTION
\bar{OEA}	OEA	OEB	\bar{OEB}	
X	X	H	L	\bar{A} data to B bus
L	H	X	X	\bar{B} data to A bus
L	H	H	L	\bar{A} data to B bus, \bar{B} data to A bus
X	X	L	X	B-bus isolation
X	X	X	H	
H	X	X	X	A-bus isolation
X	L	X	X	

STORAGE MODE

INPUTS		FUNCTION
LE	CLK	
H	X	Transparent
L	\uparrow	Store data
L	L	Storage

SN54FB1651, SN74FB1651
17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS
WITH BUFFERED CLOCK LINES
SCBS177C - OCTOBER 1993 - REVISED JULY 1995


functional block diagram



SN54FB1651, SN74FB1651
17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS
WITH BUFFERED CLOCK LINES

SCBS177C - OCTOBER 1993 - REVISED JULY 1995

functional block diagram (continued)



SN54FB1651, SN74FB1651
17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS
WITH BUFFERED CLOCK LINES

SCBS177C – OCTOBER 1993 – REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} , BIAS V_{CC} , BG V_{CC}	-0.5 V to 7 V
Input voltage range, V_i : except \bar{B} port	-1.2 V to 7 V
\bar{B} port	-1.2 V to 3.5 V
Input current range (except \bar{B} port)	-40 mA to 5 mA
Voltage range applied to any \bar{B} output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage range applied to any output in the high state	-0.5 V to V_{CC}
Current applied to any single output in the low state: A port	48 mA
\bar{B} port	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): PCA package	1.8 W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 2)

		SN54FB1651			SN74FB1651			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} , BG V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
BIAS V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	\bar{B} port	1.62	2.3	1.62	2.3		V
		Except \bar{B} port	2		2			
V_{IL}	Low-level input voltage	\bar{B} port	0.75	1.47	0.75	1.47		V
		Except \bar{B} port		0.8		0.8		
I_{IK}	Input clamp current			-18		-18		mA
I_{OH}	High-level output current			-3		-3		mA
I_{OL}	Low-level output current	A port		24		24		mA
		\bar{B} port		100		100		
T_A	Operating free-air temperature	-55	125		-40	85		$^\circ\text{C}$

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

SN54FB1651, SN74FB1651 17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS WITH BUFFERED CLOCK LINES

SCBS177C - OCTOBER 1993 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		SN54FB1651		SN74FB1651		UNIT
				MIN	TYP†	MAX	MIN	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA				-1.2		V
V _{OH}	AO port	V _{CC} = 4.5 V	I _{OH} = -1 mA					V
			I _{OH} = -3 mA	2.5	3.3	2.5	3.3	
V _{OL}	AO port	V _{CC} = 4.5 V	I _{OL} = 24 mA	0.35	0.5	0.35	0.5	V
	B port		I _{OL} = 80 mA	0.75	1.1	0.75	1.1	
		I _{OL} = 100 mA			1.15	1.15		
I _I	Except B port	V _{CC} = 5.5 V, V _I = 5.5 V			50		50	μA
I _{IH} ‡	Except B port	V _{CC} = 5.5 V, V _I = 2.7 V			50		50	μA
I _{IL} ‡	Except B port	V _{CC} = 5.5 V, V _I = 0.5 V			-50		-50	μA
	B port	V _{CC} = 5.5 V, V _I = 0.75 V			-100		-100	
I _{OZH}	AO port	V _{CC} = 5.5 V, V _O = 2.7 V			50		50	μA
I _{OZL}	AO port	V _{CC} = 5.5 V, V _O = 0.5 V			-50		-50	μA
I _{OZPU}	AO port	V _{CC} = 0 to 2.1 V, V _O = 0.5 to 2.7 V			50		50	μA
I _{OZPD}	AO port	V _{CC} = 2.1 V to 0, V _O = 0.5 to 2.7 V			-50		-50	μA
I _{OH}	B port	V _{CC} = 0 to 5.5 V, V _O = 2.1 V			100		100	μA
I _{OS} §	A port	V _{CC} = 5.5 V, V _O = 0	-30	-150	-30	-150	mA	
I _{CC}	A port to B port	V _{CC} = 5.5 V, I _O = 0			100		100	mA
	B port to A port				120		120	
C _i	AI port	V _I = V _{CC} or GND			5.5		5.5	pF
	Control pins				5.5		5.5	
C _o	AO ports	V _O = V _{CC} or GND			5.5		5.5	pF
C _{io}	B port per P1194.0	V _{CC} = 0 to 5.5 V			5.5		5.5	pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	TEST CONDITIONS	SN54FB1651		SN74FB1651		UNIT
			MIN	MAX	MIN	MAX	
I _{CC} (BIAS V _{CC})	V _{CC} = 0 to 4.5 V	V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V	50		450		μA
	V _{CC} = 4.5 V to 5.5 V		10		10		
V _O	B port	V _{CC} = 0, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
I _O	B port	V _{CC} = 0, V _B = 1 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V			-1		μA
		V _{CC} = 0 to 5.5 V, OEB = 0 to 0.8 V			100		
		V _{CC} = 0 to 2.2 V, OEB = 0 to 5 V			100		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB1651, SN74FB1651
**17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS
 WITH BUFFERED CLOCK LINES**

SCBS177C - OCTOBER 1993 - REVISED JULY 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C		SN54FB1651		SN74FB1651		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0 150		0 150		0 150		MHz
t _w	Pulse duration	3.3		3.3		3.3		ns
t _{su}	Setup time	Data before LE		5.5		4.8		ns
		Data before CLK↑		4.9		4.9		
t _h	Hold time	Data after LE		1.8		1.8		ns
		Data after CLK↑		1.1		1.1		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB1651, SN74FB1651
17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS
WITH BUFFERED CLOCK LINES

SCBS177C – OCTOBER 1993 – REVISED JULY 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$			SN54FB1651		SN74FB1651		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
t_{max}			150			150		150		MHz
t_{PLH}	AI	\bar{B}	1.8	3.7	5.3	1.8	6.6	1.8	6.2	ns
t_{PHL}			2.9	4.4	6	2.9	7.3	2.9	7.2	
t_{PLH}	LEAB	\bar{B}	2.7	4.2	5.8	2.7	6.9	2.7	6.4	ns
t_{PHL}			3.5	5	6.5	3.5	7.5	3.5	7.3	
t_{PLH}	CLKAB	\bar{B}	2.3	3.9	5.5	2.3	6.5	2.3	6	ns
t_{PHL}			2.9	4.5	6.1	2.9	6.8	2.9	6.7	
t_{PLH}	2CLKAB	$2\bar{\text{CLK}}\bar{A}\bar{B}$	4.6	6.9	8.8	4.6	10.7	4.6	9.9	ns
t_{PHL}			4.9	6.5	8.1	4.9	9.2	4.9	8.8	
t_{PLH}	B	AO	3.5	5.9	7.9	3.5	9.7	3.5	8.6	ns
t_{PHL}			2.2	3.7	5.3	2.2	6	2.2	5.7	
t_{PLH}	LEBA	AO	1.8	3.2	4.6	1.8	5.4	1.8	5.1	ns
t_{PHL}			1.7	3	4.4	1.7	5.1	1.7	4.7	
t_{PLH}	CLKBA	AO	1.8	3.1	4.6	1.8	5.3	1.8	5.1	ns
t_{PHL}			1.7	3.1	4.6	1.7	5.3	1.7	4.9	
t_{PLH}	2CLKBA	2CLK'	6.4	9.7	11.8	6.4	15	6.4	13.4	ns
t_{PHL}			4.1	6.9	8.9	4.1	11.2	4.1	10.3	
t_{PLH}	OEB	B	2.7	4.6	6.4	2.7	7.4	2.7	6.7	ns
t_{PHL}			2.9	4.1	5.9	2.9	6.8	2.9	6.6	
t_{PLH}	$\bar{\text{OEB}}$	\bar{B}	2.6	4.3	6.2	2.6	7.2	2.6	6.6	ns
t_{PHL}			3.4	4.6	6.4	3.4	7.2	3.4	7	
t_{PZH}	OEA	AO	1.4	2.9	4.4	1.4	5.3	1.4	4.9	ns
t_{PZL}			1.4	2.6	4	1.4	4.9	1.4	4.6	
t_{PHZ}	OEA	AO	1.7	3.4	5.1	1.7	5.9	1.7	5.8	ns
t_{PLZ}			2.2	3.6	5	2.2	5.8	2.2	5.5	
t_{PZH}	$\bar{\text{OEA}}$	AO	1.7	3.3	4.7	1.7	5.9	1.7	5.5	ns
t_{PZL}			1.7	3.1	4.4	1.7	5.4	1.7	5.1	
t_{PHZ}	$\bar{\text{OEA}}$	AO	1.5	2.9	4.5	1.5	5.2	1.5	5.1	ns
t_{PLZ}			2	3.1	4.6	2	5	2	4.8	
$t_{\text{sk(p)}}^\ddagger$ Skew for any single channel $ t_{\text{PHL}} - t_{\text{PLH}} $		AI to \bar{B} or \bar{B} to AO	0.5							ns
$t_{\text{sk(o)}}^\ddagger$ Skew between drivers in the same package		AI to \bar{B} or \bar{B} to AO	1							ns
t_t	Transition time, \bar{B} outputs (1.3 V to 1.8 V)		0.9	1.7	3.1	0.3	6.8	0.5	4.6	ns
	Transition time, AO outputs (10% to 90%)		0.5	2	3.6	0.3	4.3	0.4	4.2	
t_{PR}	B-port input pulse rejection		1			1		1		ns

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.


‡ Skew values are applicable for through mode only.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB1651, SN74FB1651
17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS
WITH BUFFERED CLOCK LINES
 SCBS177C – OCTOBER 1993 – REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns. BTL inputs – PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms

SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS


SCBS176D · NOVEMBER 1991 · REVISED MAY 1995

- **Compatible With IEEE 1194.1-1991 (BTL) Standard**
- **TTL A Port, Backplane Transceiver Logic (BTL) \bar{B} Port**
- **Open-Collector \bar{B} -Port Outputs Sink 100 mA**
- **Isolated Logic-Ground and Bus-Ground Pins Reduce Noise**
- **BIAS V_{CC} Minimizes Signal Distortion During Live Insertion/Withdrawal**
- **\bar{B} -Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage**
- **TTL-Input Structures Incorporate Active Clamping to Aid in Line Termination**
- **Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package**

SN54FB2031 . . . WD PACKAGE
(TOP VIEW)



SN74FB2031 . . . RC PACKAGE
(TOP VIEW)



description

The 'FB2031 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE 1194.1-1991 (BTL).

The \bar{B} port operates at BTL-signal levels. The open-collector \bar{B} ports are specified to sink 100 mA. Two output enables (OEB and \bar{OEB}) are provided for the \bar{B} outputs. When OEB is low, \bar{OEB} is high, or V_{CC} is typically less than 2.5 V, the \bar{B} port is turned off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

Copyright © 1995, Texas Instruments Incorporated

SN54FB2031, SN74FB2031

9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176D – NOVEMBER 1991 – REVISED MAY 1995

description (continued)

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the \bar{B} port when the A-port output enable (OEA) is high. When OEA is low or V_{CC} is typically less than 2.5 V, the A outputs are in the high-impedance state.

Pins are allocated for the 4-wire IEEE 1149.1 (JTAG) test bus. TMS and TCK are not connected and TDI is shorted to TDO.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

To ensure the high-impedance state during power up or power down, A port should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54FB2031 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74FB2031 is characterized for operation from 0°C to 70°C .

Function Tables

TRANSCEIVER

INPUTS			FUNCTION
OEA	OEB	OEB	
L	H	L	A data to B bus
H	L	X	\bar{B} data to A bus
H	X	H	
H	H	L	A data to B bus, B data to A bus
L	L	X	Isolation
L	X	H	

STORAGE MODE

LCA, LCB	RESULT
0	Transparent
1	Latches latched
\uparrow	Flip-flops triggered


SELECT

SEL1	SEL0	MUX A \rightarrow B	MUX B \rightarrow A
0	0	Latch	Latch
0	1	Through	Through
1	0	Flip-flop	Flip-flop
1	1	Flip-flop	Latch

SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176D - NOVEMBER 1991 - REVISED MAY 1995

functional block diagram



Pin numbers shown are for the RC package.

SN54FB2031, SN74FB2031

9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176D - NOVEMBER 1991 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I : except \bar{B} port	-1.2 V to 7 V
\bar{B} port	-1.2 V to 3.5 V
Input clamp current: except \bar{B} port	-40 mA
\bar{B} port	-18 mA
Voltage range applied to any \bar{B} output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage range applied to any output in the high state	-0.5 V to V_{CC}
Current applied to any single output in the low state: A port	48 mA
\bar{B} port	200 mA
Maximum power dissipation at $T_A = 55$ C (in still air) (see Note 1): RC package	1.4 W
Storage temperature range, T_{stg}	-65 C to 150 C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150 C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 2)

			SN54FB2031			SN74FB2031			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} , BIAS V_{CC} , BG V_{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	\bar{B} port	1.62*		2.3	1.62		2.3	V
		Except \bar{B} port	2			2			
V_{IL}	Low-level input voltage	\bar{B} port	0.75		1.47*	0.75		1.47	V
		Except \bar{B} port			0.8			0.8	
I_{OH}	High-level output current	A port			-3			-3	mA
		\bar{B} port							
I_{OL}	Low-level output current	A port			24			24	mA
		\bar{B} port			100			100	
T_A	Operating free-air temperature		-55		125		0	70	C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176D NOVEMBER 1991 REVISED MAY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54FB2031		SN74FB2031		UNIT
				MIN	TYP†	MAX	MIN	
V _{IK}	B port	V _{CC} = 4.5 V	I _I = -18 mA	-1.2		-1.2		V
	Except B port		I _I = -40 mA	-0.5		-0.5		
V _{OH}	A port	V _{CC} = 4.5 V	I _{OH} = -1 mA I _{OH} = -3 mA	3.2 2.5 3.3		2.5 3.3		V
V _{OL}	A port	V _{CC} = 4.5 V	I _{OL} = 20 mA	0.31				V
			I _{OL} = 24 mA	0.35	0.5	0.35	0.5	
	B port	V _{CC} = 4.5 V	I _{OL} = 80 mA I _{OL} = 100 mA	0.75	1.1	0.75	1.1	
I _I	Except B port	V _{CC} = 5.5 V, V _I = 5.5 V		50		50		μA
I _{IH} †	Except B port	V _{CC} = 5.5 V, V _I = 2.7 V		50		50		μA
I _{IL} †	Except B port	V _{CC} = 5.5 V, V _I = 0.5 V		-50		-50		μA
	B port	V _{CC} = 5.5 V, V _I = 0.75 V		100		-100		
I _{OZH}	A port	V _{CC} = 2.1 V to 5.5 V, V _O = 2.7 V		50		50		μA
I _{OZL}	A port	V _{CC} = 2.1 V to 5.5 V, V _O = 0.5 V		-50		-50		μA
I _{OZPU}	A port	V _{CC} = 0 to 2.1 V, V _O = 0.5 V to 2.7 V		50		50		μA
I _{OZPD}	A port	V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 V		-50		-50		μA
I _{OH}	B port	V _{CC} = 0 to 5.5 V, V _O = 2.1 V		100		100		μA
I _{OS} §	A port	V _{CC} = 5.5 V, V _O = 0		-30	-150	-30	-150	mA
I _{CC}	A port to B port	V _{CC} = 5.5 V, I _O = 0		78		78		mA
	B port to A port			78		78		
C _I		V _I = 0.5 V or 2.5 V		4.5		4.5		pF
C _{iO} ¶	A port	V _O = 0.5 V or 2.5 V		8.5		8.5		pF
	B port per P1194 0	V _{CC} = 0 to 5.5 V		6		6		

† All typical values are at V_{CC} = 5 V, T_A = 25 °C

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¶ Parameter is based on characterization but is not tested.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS		SN54FB2031		SN74FB2031		UNIT
			MIN	MAX	MIN	MAX	
I _{CC} (BIAS V _{CC})	V _{CC} = 0 to 4.5 V	V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V	50		450		μA
	V _{CC} = 4.5 V to 5.5 V		10		10		
V _O	B port	V _{CC} = 0, V _I (BIAS V _{CC}) = 5 V	1.62	2.1	1.62	2.1	V
I _O	B port	V _{CC} = 0, V _B = 1 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V			-1		μA
		V _{CC} = 0 to 5.5 V, OEB = 0 to 0.8 V	100		100		
		V _{CC} = 0 to 2.2 V, OEB = 0 to 5 V	100		100		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB2031, SN74FB2031

9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176D – NOVEMBER 1991 – REVISED MAY 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54FB2031		SN74FB2031		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	150	0	150	MHz
t_w	Pulse duration, LCA or LCB	3.3		3.3		ns
t_{su}	Setup time, data before LCA \uparrow (clock mode)	1.5		1.4		ns
	Setup time, data before LCB \uparrow (clock mode)	2.8		2.8		
	Setup time, data before LCA \uparrow (latch mode)	1.1		1.1		
	Setup time, data before LCB \uparrow (latch mode)			2.4		
t_h	Hold time, data after LCA \uparrow (clock mode)	0.6		0.6		ns
	Hold time, data after LCB \uparrow (clock mode)	0		0		
	Hold time, data after LCA \uparrow (latch mode)	0.9		0.9		
	Hold time, data after LCB \uparrow (latch mode)	0		0		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176D NOVEMBER 1991 - REVISED MAY 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25 °C			SN54FB2031		SN74FB2031		UNIT	
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
t _{max}					150		150		150	MHz	
t _{PLH}	A (through mode)	B̄	3.7	4.5	5.9	3.2	8	3.2	6.6	ns	
t _{PHL}			2.9	4	5.7	2.6	7.8	2.6	5.9		
t _{PLH}	A (transparent)	B	4.1	5	6.5	3.6	8.6	3.6	7.3	ns	
t _{PHL}			3.3	4.5	6.1	3	8.3	3	6.5		
t _{PLH}	LCA	B	4.5	5.4	7	3.9	9.1	3.9	7.8	ns	
t _{PHL}			4	5.1	6.7	3.4	9	3.4	7.4		
t _{PLH}	LCB	A	2.8	3.7	4.7	1.9	7.9	1.9	6	ns	
t _{PHL}			2.5	3.4	4.9	1.8	7.4	1.8	5.5		
t _{PLH}	SEL1 or SEL0	A	2.5	3.8	5.3	1.9	7.9	1.9	6.3	ns	
t _{PHL}			2.2	3.5	5.1	1.6	7.1	1.6	5.6		
t _{PLH}	SEL1 or SEL0	B	4.1	5.3	6.9	3.7	9.3	3.7	7.8	ns	
t _{PHL}			3.7	5.2	6.9	3.3	9.2	3.3	7.7		
t _{PLH}	B (through mode)	A	3.1	4	5.6	2.2	8.6	2.2	7.1	ns	
t _{PHL}			2.6	3.4	4.9	1.6	7.6	1.4	5.7		
t _{PLH}	B̄ (transparent)	A	3.3	4.2	5.9	2.4	9	2.4	7.6	ns	
t _{PHL}			2.8	3.9	5.5	1.8	8.2	1.8	6.3		
t _{PLH}	OEB or OEB̄	B	3.7	4.6	6.1	3.2	8.4	3.2	6.7	ns	
t _{PHL}			2.9	4.3	5.8	2.5	8.2	2.5	6.4		
t _{PZH}	OEA	A	2.3	3.1	4.5	1.6	7.3	1.6	5	ns	
t _{PZL}			1.9	2.7	4.1	1.6	7	1.6	4.4		
t _{PHZ}	OEA	A	2.2	3.1	4.5	1.5	7.1	1.5	5.2	ns	
t _{PLZ}			2.5	3.3	4.9	2	7.2	2	5.2		
t _{sk(p)}	Skew for any single channel t _{PHL} - t _{PLH}	A	B̄		0.5				ns		
		B̄	A		0.3						
t _{sk(o)}	Skew between drivers in the same package	A	B		0.2				ns		
		B̄	A		0.3						
t _t	Transition time, B outputs (1.3 V to 1.8 V)			0.6	2	2.8	0.3	3.3	0.4	2.9	ns
	Transition time, A outputs (10% to 90%)			0.5	3.5	4.7	0	6.4	0	5.4	
B-port input pulse rejection				1			1		1	ns	

† All typical values are at V_{CC} = 5 V, T_A = 25 °C.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176D – NOVEMBER 1991 – REVISED MAY 1995

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$. BTL inputs – PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms

SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS


SCBS175B - NOVEMBER 1991 - REVISED APRIL 1994

- Compatible With IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) Standards
- TTL A Port, Backplane Transceiver Logic \bar{B} Port
- Open-Collector \bar{B} -Port Outputs Sink 100 mA
- Minimum \bar{B} -Port Edge Rate = 2 ns
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- \bar{B} -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Package Options Include Plastic Quad Flat Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2032 . . . WD PACKAGE
(TOP VIEW)



SN74FB2032 . . . RC PACKAGE
(TOP VIEW)



description

The 'FB2032 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments and to perform bus arbitration. They are specifically designed to be compatible with IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) standards.

The \bar{B} port operates at BTL-signal levels. The open-collector \bar{B} ports are specified to sink 100 mA and have minimum output edge rates of 2 ns. Two output enables, OEB and \bar{OEB} , are provided for the \bar{B} outputs. When OEB is low, \bar{OEB} is high, or V_{CC} is typically less than 2.5 V, the \bar{B} port is turned off.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

description (continued)

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the \bar{B} port when the A-port output enable, OEA, is high. When OEA is low or when V_{CC} is typically less than 2.5 V, the A outputs are in the high-impedance state.

The A-port data can be latched by taking the latch enable (LE) high. When LE is low, the latches are transparent.

The Futurebus+ protocol logic can be activated by taking $\overline{COMPETE}$ low. The module (device) then compares its A data (arbitration number) against the A data of another identical module also connected to the \bar{B} arbitration bus, and sets WIN high if the A data is greater than the A data of the other module (i.e., has higher priority). A8 and $\bar{B}\bar{8}$ are the most significant bits, and A1 and $\bar{B}\bar{1}$ are the least significant bits. If OEB is high and \overline{OEB} is low during this operation and the A bus of the first module wins priority, the A bus asserts its arbitration number on the \bar{B} -arbitration bus.

AP and $\bar{B}\bar{P}$ are the bus-parity bits. The winning module may assert $\bar{B}\bar{P}$ low if its parity bit (AP) is high.

In a typical operating sequence, a Futurebus+ arbitration controller latches its arbitration number into the A port and waits for the results of a competition. When the competition is complete, and if the controller's arbitration number did not win, the controller reads back the current value of the \bar{B} bus (by taking OEA high) and determines the winning arbitration number. This allows the module to change its arbitration number for the next competition cycle, if desired.

Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus, which will be implemented in a future version of the 'FB2032. Currently, TMS and TCK are not connected and TDI is shorted to TDO.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

BG V_{CC} and BG GND are the supply inputs for the bias generator.

The SN54FB2032 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74FB2032 is characterized for operation from 0°C to 70°C .

PRODUCT PREVIEW

SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

Function Tables

TRANSCEIVER

INPUTS			FUNCTION
OEA	OEB	$\overline{\text{OEB}}$	
L	H	L	$\overline{\text{A}}$ data to B bus
H	L	X	$\overline{\text{B}}$ data to A bus
H	X	H	$\overline{\text{A}}$ data to B bus, $\overline{\text{B}}$ data to A bus
H	H	L	$\overline{\text{A}}$ data to B bus, $\overline{\text{B}}$ data to A bus
L	L	X	Isolation
L	X	H	

WIN

INPUTS				WIN
OEB	$\overline{\text{OEB}}$	$\overline{\text{COMPETE}}$	DATA A1, A2†	
H	H	X	X	L
H	L	H	X	L
H	L	L	A1 < A2	L
H	L	L	A2 ≤ A1	H

† A1 refers to the A data of Module 1 and A2 refers to the A data of Module 2. If LE = L, A = current A data. If LE = H, A = the value of A_{B-A1} prior to the most recent low-to-high transition of LE.

BP

INPUTS				BP
OEB	$\overline{\text{OEB}}$	WIN	AP‡	
L	X	X	X	H
X	H	X	X	H
H	L	L	X	H
H	L	H	L	H
H	L	H	H	L


‡ If LE = L, AP = current AP data, if LE = H, AP = the level of AP prior to the most recent low-to-high transition of LE.

PRODUCT PREVIEW

SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B - NOVEMBER 1991 - REVISED APRIL 1994

functional block diagram



Pin numbers shown are for the RC package.

PRODUCT PREVIEW



SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I : except \overline{BP} , \overline{B} port	-1.2 V to 7 V
\overline{BP} , \overline{B} port	-1.2 V to 3.5 V
Input current range (except \overline{B} port)	-40 mA to 5 mA
Voltage range applied to any \overline{B} output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage range applied to any output in the high state	-0.5 V to V_{CC}
Current applied to any single output in the low state: A port	48 mA
B port	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 2)

		SN54FB2032			SN74FB2032			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} , BIAS V_{CC} , BG V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	\overline{BP} , \overline{B} port 1.62 2.3		Except \overline{B} port 1.62 2.3				V
V_{IL}	Low-level input voltage	\overline{BP} , \overline{B} port 0.75 1.47		Except \overline{B} port 0.75 1.47				V
I_{IK}	Input clamp current			-18				mA
I_{OH}	High-level output current	AP, WIN, A port 				-3		mA
I_{OL}	Low-level output current	AP, WIN, A port 				24		mA
		\overline{BP} , \overline{B} port 		100		100		
T_A	Operating free-air temperature	-55	125	0	70			°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW

SN54FB2032, SN74FB2032

9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54FB2032			SN74FB2032			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$\overline{B}P, \overline{B}$ port	$V_{CC} = 4.5\text{ V}, I_I = -18\text{ mA}$		-1.2		-1.2		V
	Except $\overline{B}P, \overline{B}$ port	$V_{CC} = 4.5\text{ V}, I_I = -40\text{ mA}$		-0.5		-0.5		
V_{OH}	AP, WIN, A port	$V_{CC} = 4.5\text{ V}, I_{OH} = -3\text{ mA}$		2.5	3.3	2.5	3.3	V
V_{OL}	AP, WIN, A port	$V_{CC} = 4.5\text{ V}, I_{OL} = 24\text{ mA}$		0.35	0.5	0.35	0.5	V
	$\overline{B}P, \overline{B}$ port	$V_{CC} = 4.5\text{ V}, I_{OL} = 80\text{ mA}$		0.75	1.1	0.75	1.1	
I_I	Except $\overline{B}P, \overline{B}$ port	$V_{CC} = 5.5\text{ V}, V_I = 5.5\text{ V}$		50		50		μA
I_{IH}^\ddagger	Except $\overline{B}P, \overline{B}$ port	$V_{CC} = 5.5\text{ V}, V_I = 2.7\text{ V}$		50		50		μA
I_{IL}^\ddagger	Except $\overline{B}P, \overline{B}$ port	$V_{CC} = 5.5\text{ V}, V_I = 0.5\text{ V}$		-50		-50		μA
	$\overline{B}P, \overline{B}$ port	$V_{CC} = 5.5\text{ V}, V_I = 0.75\text{ V}$		-100		-100		
I_{OH}	$\overline{B}P, \overline{B}$ port	$V_{CC} = 0\text{ to }5.5\text{ V}, V_O = 2.1\text{ V}$		100		100		μA
I_{OS}^\S	AP, WIN, A port	$V_{CC} = 5.5\text{ V}, V_O = 0$		-30	-150	-30	-150	mA
I_{CC}	A port to \overline{B} port	$V_{CC} = 5.5\text{ V}, I_O = 0$		25		25		mA
	\overline{B} port to A port			60		60		
C_i		$V_I = V_{CC}\text{ or GND}$		5		5		pF
C_o	A port	$V_O = V_{CC}\text{ or GND}$						pF
C_{io}	\overline{B} port per P1194.0	$V_{CC} = 0\text{ to }4.5\text{ V}$		6		6		pF
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		5		5		

† All typical values are at $V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	SN54FB2032		SN74FB2032		UNIT
		MIN	MAX	MIN	MAX	
I_{CC} (BIAS V_{CC})	$V_{CC} = 0\text{ to }4.5\text{ V}$	450		450		μA
	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	10		10		
V_O	\overline{B} port $V_{CC} = 0, V_I$ (BIAS V_{CC}) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
I_O	\overline{B} port $V_{CC} = 0, V_B = 1\text{ V}, V_I$ (BIAS V_{CC}) = 4.5 V to 5.5 V	-1		-1		μA
	$V_{CC} = 0\text{ to }5.5\text{ V}, OEB = 0\text{ to }0.8\text{ V}$	100		100		
	$V_{CC} = 0\text{ to }2.2\text{ V}, OEB = 0\text{ to }5\text{ V}$	100		100		

SN54FB2032, SN74FB2032
9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B - NOVEMBER 1991 - REVISED APRIL 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C		SN54FB2032		SN74FB2032		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or AP	B or BP			8	8	8	8	ns
t _{PHL}					8	8	8	8	
t _{PLH}	A	$\bar{B}_n - 1$			9	9	9	9	ns
t _{PHL}					9	9	9	9	
t _{PLH}	A	BP			10	10	10	10	ns
t _{PHL}					10	10	10	10	
t _{PLH}	\bar{B}	$\bar{B}_n - 1$			9	9	9	9	ns
t _{PHL}					9	9	9	9	
t _{PLH}	LE	\bar{B}			7.5	7.5	7.5	7.5	ns
t _{PHL}					7.5	7.5	7.5	7.5	
t _{PLH}	LE	BP			7.5	7.5	7.5	7.5	ns
t _{PHL}					7.5	7.5	7.5	7.5	
t _{PLH}	\bar{B} or BP	A or AP			7.5	7.5	7.5	7.5	ns
t _{PHL}					7.5	7.5	7.5	7.5	
t _{PLH}	\bar{B}	WIN			8.5	8.5	8.5	8.5	ns
t _{PHL}					8.5	8.5	8.5	8.5	
t _{PLH}	A	WIN			7.6	7.6	7.6	7.6	ns
t _{PHL}					7.6	7.6	7.6	7.6	
t _{PLH}	LE	WIN			7	7	7	7	ns
t _{PHL}					7	7	7	7	
t _{PLH}	$\overline{\text{COMPETE}}$	WIN			5.5	5.5	5.5	5.5	ns
t _{PHL}					5.5	5.5	5.5	5.5	
t _{PLH}	$\overline{\text{OEB}}$	WIN			6	6	6	6	ns
t _{PHL}					6	6	6	6	
t _{PLH}	$\overline{\text{COMPETE}}$	\bar{B}			7.5	7.5	7.5	7.5	ns
t _{PHL}					7.5	7.5	7.5	7.5	
t _{PLH}	$\overline{\text{COMPETE}}$	BP			6.5	6.5	6.5	6.5	ns
t _{PHL}					6.5	6.5	6.5	6.5	
t _{PLH}	OEB	\bar{B}			6.5	6.5	6.5	6.5	ns
t _{PHL}					6.5	6.5	6.5	6.5	
t _{PLH}	$\overline{\text{OEB}}$	\bar{B}			6.5	6.5	6.5	6.5	ns
t _{PHL}					6.5	6.5	6.5	6.5	
t _{PZH}	OEA	A			5.5	5.5	5.5	5.5	ns
t _{PZL}					5.5	5.5	5.5	5.5	
t _{PHZ}	OEA	A			7	7	7	7	ns
t _{PLZ}					7	7	7	7	
t _t	Transition time, \bar{B} outputs (1.3 V to 1.8 V)			2	1	3	1	3	ns
t _{PR}	B-port input pulse rejection				1		1		ns

PRODUCT PREVIEW

SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- C_L includes probe and jig capacitance.
 - All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$. BTL inputs – PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms

SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994


- TTL A Port, Backplane Transceiver Logic (BTL) \bar{B} Port
- Open-Collector \bar{B} -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- \bar{B} -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2033 ... WD PACKAGE
(TOP VIEW)



NC – No internal connection

SN74FB2033A ... RC PACKAGE
(TOP VIEW)



UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SN54FB2033, SN74FB2033A

8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

description

The SN54FB2033 and SN74FB2033A are 8-bit transceivers featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common-I/O, open-collector \bar{B} port operates at backplane transceiver logic (BTL) signal levels.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock pins serve as active-high transparent latch enables.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, \bar{B} -port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO port-enable/disable control is provided by OEA. When OEA is low or when V_{CC} is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The \bar{B} port is controlled by OEB and \overline{OEB} . If OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.5 V, the \bar{B} port is inactive. If OEB is high and \overline{OEB} is low, the B port is active.

BG V_{CC} and BG GND are the bias-generator reference inputs.

The A-to-B and B-to-A logic elements are active regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive (\bar{B} port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on V_{OH} during a low-to-high transition. The other clamps out ringing below the BTL V_{OL} voltage of 0.75 V. Both these clamps are active only during AC switching and do not affect the BTL outputs during steady-state conditions.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

The SN54FB2033 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74FB2033A is characterized for operation from 0°C to 70°C .

SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

Function Tables

FUNCTION/MODE TABLE

INPUTS									FUNCTION/MODE
OEA	OEB	OEB	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK		
L	L	X	X	X	X	X	X	X	Isolation
L	X	H	X	X	X	X	X	X	
X	H	L	L	L	X	X	X	X	A1 to \bar{B} , buffer mode
X	H	L	L	H	X	X	X	X	A1 to \bar{B} , flip-flop mode
X	H	L	H	X	X	X	X	X	A1 to \bar{B} , latch mode
H	L	X	X	X	L	L	L	L	\bar{B} to AO, buffer mode
H	X	H	X	X	L	L	L	L	
H	L	X	X	X	L	H	L	L	\bar{B} to AO, flip-flop mode
H	X	H	X	X	L	H	L	L	
H	L	X	X	X	H	X	L	L	\bar{B} to AO, latch mode
H	X	H	X	X	H	X	L	L	
H	L	X	X	X	L	L	H	H	A1 to AO, buffer mode
H	X	H	X	X	L	L	H	H	
H	L	X	X	X	L	H	H	H	A1 to AO, flip-flop mode
H	X	H	X	X	L	H	H	H	
H	L	X	X	X	H	X	H	H	A1 to AO, latch mode
H	X	H	X	X	H	X	H	H	
H	H	L	X	X	X	X	L	L	A1 to \bar{B} , \bar{B} to AO

SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

Function Tables (Continued)

ENABLE/DISABLE

INPUTS			OUTPUTS	
OEA	OEB	OEB	AO	B
L	X	X	Hi Z	
H	X	X	Active	
X	L	L		Inactive (H)
X	L	H		Inactive (H)
X	H	L		Active
X	H	H		Inactive (H)

BUFFER

INPUT	OUTPUT
L	H
H	L

LATCH

INPUTS		OUTPUT
CLK/LE	DATA	
H	L	H
H	H	L
L	X	Q ₀

LOOPBACK

LOOPBACK	Q†
L	B port
H	Point P‡

† Q is the input to the B-to-A logic element.

‡ P is the output of the A-to-B logic element (see functional block diagram).

SELECT

INPUTS		SELECTED LOGIC ELEMENT
MODE1	MODE0	
L	L	Buffer
L	H	Flip-flop
H	X	Latch


FLIP-FLOP

INPUTS		OUTPUT
CLK/LE	DATA	
L	X	Q ₀
↑	L	H
↑	H	L

SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D - NOVEMBER 1991 - REVISED JULY 1994

functional block diagram



Pin numbers shown are for the RC package.

SN54FB2033, SN74FB2033A

8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I : except \bar{B} port	-1.2 V to 7 V
\bar{B} port	-1.2 V to 3.5 V
Input current range, (except \bar{B} port)	-40 mA to 5 mA
Voltage range applied to any B output in the disabled or power-off state	-0.5 V to 3.5 V
Voltage range applied to any output in the high state: A port	-0.5 V to V_{CC}
Current applied to any single output in the low state: A port	48 mA
\bar{B} port	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package	1.4 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 2)

		SN54FB2033			SN74FB2033A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} , BG V_{CC}	Supply voltage	4.75	5	5.25	4.75	5	5.25	V
BIAS V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	\bar{B} port	1.62*	2.3	1.62	2.3		V
		Except \bar{B} port	2		2			
V_{IL}	Low-level input voltage	\bar{B} port	0.75	1.47*	0.75	1.47		V
		Except \bar{B} port		0.8		0.8		
I_{OH}	High-level output current			-3			-3	mA
I_{OL}	Low-level output current	AO port		24			24	mA
		\bar{B} port		100			100	
$\Delta t/\Delta v$	Input transition rise or fall rate			10			10	ns/V
T_A	Operating free-air temperature	-55		125	0		70	°C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54FB2033			SN74FB2033A			UNIT	
				MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{IK}		V _{CC} = 4.75 V, I _I = -18 mA		-1.2			-1.2			V	
V _{OH}	AO port	V _{CC} = 4.75 V to 5.25 V, I _{OH} = -10 μA		V _{CC} -1			V _{CC} -1.1			V	
		V _{CC} = 4.75 V	I _{OH} = -3 mA	2.5	2.85	3.4	2.5	2.85	3.4		
		V _{CC} = 4.75 V	I _{OH} = -32 mA	2			2				
V _{OL}	AO port	V _{CC} = 4.75 V		I _{OL} = 20 mA		0.33	0.5	0.33		0.5	V
				I _{OL} = 55 mA				0.8		0.8	
	B̄ port	V _{CC} = 4.75 V		I _{OL} = 100 mA		0.75	1.1	0.75		1.1	
				I _{OL} = 4 mA		0.5		0.5			
I _I	Except B̄ port	V _{CC} = 0, V _I = 5.25 V					100			μA	
I _{IH}	Except B̄ port	V _{CC} = 5.25 V, V _I = 2.7 V					50			μA	
	B̄ port‡	V _{CC} = 0 to 5.25 V, V _I = 2.1 V					100				
I _{IL}	Except B̄ port	V _{CC} = 5.25 V, V _I = 0.5 V					-50			μA	
	B̄ port‡	V _{CC} = 5.25 V, V _I = 0.75 V					-100				
I _{OH}	B̄ port	V _{CC} = 0 to 5.25 V, V _O = 2.1 V					100			μA	
I _{OZH}	AO port	V _{CC} = 5.25 V, V _O = 2.7 V					50			μA	
I _{OZL}	AO port	V _{CC} = 5.25 V, V _O = 0.5 V					-50			μA	
I _{OS} §	AO port	V _{CC} = 5.25 V, V _O = 0		-40	-80	-150	-40	-80	-150	mA	
I _{CC}	All outputs on	V _{CC} = 5.25 V, I _O = 0		45			90			mA	
C _i	All port and control inputs	V _I = V _{CC} or GND		5			5			pF	
C _o	AO port	V _O = V _{CC} or GND		5			5			pF	
C _{i0} *	B̄ port per P1194.0	V _{CC} = 0 to 4.75 V		8			6			pF	
		V _{CC} = 4.75 V to 5.25 V		8			6				

† All typical values are at V_{CC} = 5 V.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

* Parameter is based on characterization data but is not tested.

live-insertion characteristics over recommended operating free-air temperature range (see Note 3)

PARAMETER		TEST CONDITIONS		SN54FB2033		SN74FB2033A		UNIT	
				MIN	MAX	MIN	MAX		
I _{CC} (BIAS V _{CC})	V _{CC} = 0 to 4.5 V		V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V		400		400		μA
	V _{CC} = 4.5 V to 5.5 V				10		10		
V _O	B̄ port	V _{CC} = 0, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V		1.62	2.1	1.62	2.1	V	
I _O	B̄ port	V _{CC} = 0, V _B = 1 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V		-30		-1		μA	
		V _{CC} = 0 to 5.5 V, OEB = 0 to 0.8 V		170		100			
		V _{CC} = 0 to 2.2 V, OEB = 0 to 5 V		100		100			

NOTE 3: Power-up sequence is as follows: GND, BIASV_{CC}, V_{CC}.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB2033, SN74FB2033A

8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		SN54FB2033				SN74FB2033A				UNIT
		V _{CC} = 5 V, T _A = 25°C		MIN	MAX	V _{CC} = 5 V, T _A = 25°C		MIN	MAX	
		MIN	MAX			MIN	MAX			
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLKAB/LEAB or CLKBA/LEBA	3.9		4.3		3.3		3.3		ns
t _{su}	Setup time, data before CLKAB/LEAB or CLKBA/LEBA↑	2.9		3.3		2.7		2.7		ns
t _h	Hold time, data after CLKAB/LEAB or CLKBA/LEBA↑	1		1.3		0.7		0.7		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54FB2033					SN74FB2033A					UNIT
			V _{CC} = 5 V, T _A = 25°C			MIN	MAX	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	
			MIN	TYP	MAX			MIN	TYP	MAX			
t _{max}			150			150			150			150	MHz
t _{PLH}	AI	\bar{B}	1.7	3.8	4.6	1.2	7.5	2.3	3.6	4.6	2.3	5.6	ns
t _{PHL}	(thru mode)		1.3	2.6	4.3	1	5.5	1.9	3	4.2	1.9	4.5	
t _{PLH}	\bar{B}	AO	2.5	3.9	5.9	1.4	7.6	2.5	4.2	5.5	2.5	6.1	ns
t _{PHL}	(thru mode)		2.7	5.2	5.7	1.6	7.8	3	4.2	5.6	3	5.7	
t _{PLH}	AI	\bar{B}	1.7	5	4.6	1.2	8.7	2.3	3.6	4.6	2.3	5.6	ns
t _{PHL}	(transparent)		1.3	3.6	4.3	1	5.9	1.9	3	4.1	1.9	4.5	
t _{PLH}	\bar{B}	AO	2.5	4.3	5.8	1.5	7.8	2.5	4.2	5.5	2.5	6.1	ns
t _{PHL}	(transparent)		2.7	5.6	5.7	1.6	8	3	4.2	5.6	3	5.7	
t _{PLH}	OEB	\bar{B}	1.6	3.7	4.7	1.1	6.6	2.4	3.7	4.7	2.4	5.8	ns
t _{PHL}			1.2	2.6	4.1	0.4	5.4	1.8	3	4.1	1.8	4.4	
t _{PLH}	\bar{OEB}	\bar{B}	1.3	3.8	4.3	1.2	6.6	2	3.4	4.3	2	5.2	ns
t _{PHL}			1.2	2.9	4.4	0.8	5.5	2	3.3	4.4	2	4.8	
t _{PZH}	OEA	AO	2	3.5	5.1	1.2	6.6	2	3.5	4.6	2	5.1	ns
t _{PZL}			2.7	4.3	6.1	1.3	7.7	2.7	4.2	5.1	2.7	5.4	
t _{PHZ}	OEA	AO	2.1	3.5	5.8	1.1	6.9	2.1	4	5	2.1	5.5	ns
t _{PLZ}			1.6	2.7	4.7	1	6	1.6	2.8	3.9	1.6	4.3	
t _{PLH}	CLKAB/LEAB	\bar{B}	2.1	5	5.8	1.6	8.7	3	4.7	5.8	3	6.9	ns
t _{PHL}			2	3.6	5.6	1.1	6.6	2.8	4.3	5.6	2.8	6.1	
t _{PLH}	CLKBA/LEBA	AO	2	3.8	5.4	1.4	6.7	2	3.6	4.9	2	5.4	ns
t _{PHL}			2.2	4.1	5.6	1.5	6.5	2.2	3.5	4.7	2.2	5.1	
t _{PLH}	OMODE	\bar{B}	2.3	4.8	6.1	1.6	8.1	2.4	5	6.1	2.4	7.2	ns
t _{PHL}			1.4	3.5	6	1	6.5	2.4	4.5	6	2.4	6.7	
t _{PLH}	IMODE	AO	1.8	3.6	5.9	1.3	7.3	1.8	4	5.3	1.8	5.9	ns
t _{PHL}			2.3	4.1	5.4	1.4	6.4	2.3	4.1	5.2	2.3	5.4	
t _{PLH}	LOOPBACK	AO	2.4	4.6	7.1	1.6	8.3	2.4	5	7	2.4	8	ns
t _{PHL}			3.1	4.8	6.9	1.8	7.5	3.1	4.6	5.7	3.1	5.9	
t _{PLH}	AI	AO	1.9	3.7	5.7	1.4	7.1	1.9	3.7	5.5	1.9	6.1	ns
t _{PHL}			2.6	4.3	5.8	1.6	7.3	2.6	4.2	5.6	2.6	5.8	
t _t	Rise time, 1.3 V to 1.8 V	\bar{B}	0.5	1.5	2.1	0.4	3.2	0.5	1.2	2.1	0.5	3	ns
	Fall time, 1.8 V to 1.3 V		0.4	1.5	2.3	0.4	3.4	0.5	1.4	2.3	0.5	3	
	Rise time, 10% to 90%	AO	2	3.5	4.2	1.8	5.4	2	3.3	4.2	2	5	
	Fall time, 90% to 10%		1	2.5	3.4	0.8	5.1	1	2.5	3.4	1	5	
t _{PR}	\bar{B} -port input pulse rejection				1*					1		ns	

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

PRODUCT PREVIEW information concerns products in the formative or design phase - of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB2033, SN74FB2033A

8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

output-voltage characteristics

PARAMETER		TEST CONDITIONS	SN54FB2033		SN74FB2033A		UNIT
			MIN	MAX	MIN	MAX	
V_{OHP}^\dagger	Peak output voltage during turnoff of 100 mA into 40 nH	See Figure 1	4		4.5		V
V_{OHV}^\dagger	Minimum output voltage during turnoff of 100 mA into 40 nH		1.62		1.62		V
V_{OLV}	Minimum output voltage during high-to-low switch		$I_{OL} = -50$ mA		0.3	0.3	V

[†] Parameter is based on characterization data but not tested.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuit for V_{OHP} , V_{OHV}

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$; BTL inputs – PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms

SN74FB2033H 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472 – MAY 1994

- TTL A Port, Backplane Transceiver Logic (BTL) \bar{B} Port
- Open-Collector \bar{B} -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- \bar{B} -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Available in Plastic Quad Flatpack (RC) Package



description

The SN74FB2033H is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common I/O, open-collector \bar{B} port operates at backplane transceiver logic (BTL) signal levels.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock pins serve as active-high transparent latch enables.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, \bar{B} -port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN74FB2033H

8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472 – MAY 1994

description (continued)

The AO port-enable/-disable control is provided by OEA. When OEA is low or when V_{CC} is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The \bar{B} port is controlled by OEB and \overline{OEB} . If OEB is low, or \overline{OEB} is high, or when V_{CC} is less than 2.5 V, the \bar{B} port is inactive. If OEB is high and \overline{OEB} is low, the B port is active.

BG V_{CC} and BG GND are the bias-generator reference inputs.

The A-to-B and B-to-A logic elements are active regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive (\bar{B} port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on V_{OH} during a low-to-high transition. The other clamps out ringing below the BTL V_{OL} voltage of 0.75 V. Both these clamps are active only during AC switching and do not affect the BTL outputs during steady-state conditions.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

The SN74FB2033H is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS								FUNCTION/MODE
OEA	OEB	\overline{OEB}	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	
L	L	X	X	X	X	X	X	Isolation
L	X	H	X	X	X	X	X	Isolation
X	H	L	L	L	X	X	X	AI to \bar{B} , buffer mode
X	H	L	L	H	X	X	X	AI to \bar{B} , flip-flop mode
X	H	L	H	X	X	X	X	AI to \bar{B} , latch mode
H	L	X	X	X	L	L	L	\bar{B} to AO, buffer mode
H	X	H	X	X	L	L	L	\bar{B} to AO, buffer mode
H	L	X	X	X	L	H	L	\bar{B} to AO, flip-flop mode
H	X	H	X	X	L	H	L	\bar{B} to AO, flip-flop mode
H	L	X	X	X	H	X	L	\bar{B} to AO, latch mode
H	X	H	X	X	H	X	L	\bar{B} to AO, latch mode
H	L	X	X	X	L	L	H	AI to AO, buffer mode
H	X	H	X	X	L	L	H	AI to AO, buffer mode
H	L	X	X	X	L	H	H	AI to AO, flip-flop mode
H	X	H	X	X	L	H	H	AI to AO, flip-flop mode
H	L	X	X	X	H	X	H	AI to AO, latch mode
H	X	H	X	X	H	X	H	AI to AO, latch mode
H	H	L	X	X	X	X	L	AI to \bar{B} , \bar{B} to AO

Function Tables

ENABLE/DISABLE

INPUTS			OUTPUTS	
OEA	OEB	$\overline{\text{OEB}}$	AO	$\overline{\text{B}}$
L	X	X	Hi Z	
H	X	X	Active	
X	L	L		Inactive (H)
X	L	H		Inactive (H)
X	H	L		Active
X	H	H		Inactive (H)

BUFFER

INPUT	OUTPUT
L	H
H	L

LATCH

INPUTS		OUTPUT
CLK/LE	DATA	
H	L	H
H	H	L
L	X	Q_0

LOOPBACK

LOOPBACK	Q^\dagger
L	$\overline{\text{B}}$ port
H	Point P ‡

$^\dagger Q$ is the input to the B-to-A logic element.

$^\ddagger P$ is the output of the A-to-B logic element (see functional block diagram).

SELECT

INPUTS		SELECTED-LOGIC ELEMENT
MODE1	MODE0	
L	L	Buffer
L	H	Flip-flop
H	X	Latch


FLIP-FLOP

INPUTS		OUTPUT
CLK/LE	DATA	
L	X	Q_0
\uparrow	L	H
\uparrow	H	L

SN74FB2033H 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472 - MAY 1994

functional block diagram



SN74FB2033H

8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472 – MAY 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I : except \bar{B} port	–1.2 V to 7 V
\bar{B} port	–1.2 V to 3.5 V
Input current range (except \bar{B} port)	–40 mA to 5 mA
Voltage range applied to any B output in the disabled or power-off state	–0.5 V to 3.5 V
Voltage range applied to any output in the high state: A port	–0.5 V to V_{CC}
Current applied to any single output in the low state: A port	48 mA
\bar{B} port	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air)	1.4 W
Storage temperature range	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 1)

		MIN	NOM	MAX	UNIT
V_{CC}, BGV_{CC}	Supply voltage	4.75	5	5.25	V
BIAS V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	\bar{B} port	1.62	2.3	V
		Except \bar{B} port	2		
V_{IL}	Low-level input voltage	\bar{B} port	0.75	1.47	V
		Except \bar{B} port		0.8	
I_{OH}	High-level output current			–3	mA
I_{OL}	Low-level output current	AO port		24	mA
		\bar{B} port		100	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
T_A	Operating free-air temperature	0		70	°C

NOTE 1: Unused or floating pins (input or I/O) must be held high or low.

SN74FB2033H

8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472 – MAY 1994

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
V_{IK}		$V_{CC} = 4.75\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V	
V_{OH}	AO port	$V_{CC} = 4.75\text{ V to }5.25\text{ V}$,	$I_{OH} = -10\text{ }\mu\text{A}$			$V_{CC}-1.1$	V	
		$V_{CC} = 4.75\text{ V}$	$I_{OH} = -3\text{ mA}$	2.5	2.85	3.4		
			$I_{OH} = -32\text{ mA}$	2				
V_{OL}	AO port	$V_{CC} = 4.75\text{ V}$	$I_{OL} = 20\text{ mA}$	0.33		0.5	V	
			$I_{OL} = 55\text{ mA}$			0.8		
			$I_{OL} = 100\text{ mA}$	0.75		1.1		
	\bar{B} port	$V_{CC} = 4.75\text{ V}$	$I_{OL} = 4\text{ mA}$	0.5				
I_I	Except \bar{B} port	$V_{CC} = 0$,	$V_I = 5.25\text{ V}$			100	μA	
I_{IH}	Except \bar{B} port	$V_{CC} = 5.25\text{ V}$,	$V_I = 2.7\text{ V}$			50	μA	
	\bar{B} port‡	$V_{CC} = 0\text{ to }5.25\text{ V}$,	$V_I = 2.1\text{ V}$			100		
I_{IL}	Except \bar{B} port	$V_{CC} = 5.25\text{ V}$,	$V_I = 0.5\text{ V}$			-50	μA	
	\bar{B} port‡	$V_{CC} = 5.25\text{ V}$,	$V_I = 0.75\text{ V}$			-100		
I_{OH}	\bar{B} port	$V_{CC} = 0\text{ to }5.25\text{ V}$,	$V_O = 2.1\text{ V}$			100	μA	
I_{OZH}	AO port	$V_{CC} = 5.25\text{ V}$,	$V_O = 2.7\text{ V}$			50	μA	
I_{OZL}	AO port	$V_{CC} = 5.25\text{ V}$,	$V_O = 0.5\text{ V}$			-50	μA	
I_{OS}^{\S}	AO port	$V_{CC} = 5.25\text{ V}$,	$V_O = 0$	-40	-80	-150	mA	
I_{CC}	All outputs on	$V_{CC} = 5.25\text{ V}$,	$I_O = 0$			45	70	mA
C_i	AI port and control inputs	$V_I = V_{CC}$ or GND				5	pF	
C_o	AO port	$V_O = V_{CC}$ or GND				5	pF	
C_{iO}^{ϵ}	\bar{B} port per P1194.0	$V_{CC} = 0\text{ to }4.75\text{ V}$				6	pF	
		$V_{CC} = 4.75\text{ V to }5.25\text{ V}$				6		

† All typical values are at $V_{CC} = 5\text{ V}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

ε Parameter is based on characterization data but is not tested.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		$V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$		MIN	MAX	UNIT
		MIN	MAX			
f_{clock}	Clock frequency	0	150	0	150	MHz
t_w	Pulse duration, CLKAB/LEAB or CLKBA/LEBA	3.3		3.3		ns
t_{su}	Setup time, data before CLKAB/LEAB or CLKBA/LEBA†	2.7		2.7		ns
t_h	Hold time, data after CLKAB/LEAB or CLKBA/LEBA†	0.7		0.7		ns

SN74FB2033H 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472 – MAY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
I _{max}			150			150		MHz
t _{PLH}	A1 (thru mode)	B̄	2.8	5.1	6.8	2.8	8.1	ns
t _{PHL}			2.5	4.2	5.7	2.5	6.1	
t _{PLH}	B (thru mode)	AO	2.2	4.3	6	2.2	6.6	ns
t _{PHL}			2.6	4.2	5.6	2.6	6	
t _{PLH}	A1 (transparent)	B	2.8	5.1	6.8	2.8	8.1	ns
t _{PHL}			2.6	4.2	5.7	2.6	6.1	
t _{PLH}	B (transparent)	AO	2.2	4.3	6	2.2	6.6	ns
t _{PHL}			2.5	4.2	5.6	2.5	6	
t _{PLH}	OEB	B̄	2.7	5.1	6.8	2.7	8.3	ns
t _{PHL}			2.4	4.2	5.7	2.4	6.1	
t _{PLH}	OEB	B	2.5	4.8	6.4	2.5	7.7	ns
t _{PHL}			2.5	4.3	5.9	2.5	6.4	
t _{PZH}	OEA	AO	1.6	3.6	5.1	1.6	5.6	ns
t _{PZL}			2.3	4.3	5.7	2.3	6	
t _{PHZ}	OEA	AO	1.7	4	5.5	1.7	5.9	ns
t _{PLZ}			1.2	2.9	4.4	1.2	4.7	
t _{PLH}	CLKAB/LEAB	B̄	3.7	6.5	8.3	3.7	9.9	ns
t _{PHL}			3.4	5.4	7.1	3.4	7.7	
t _{PLH}	CLKBA/LEBA	AO	4.7	3.8	5.5	4.7	5.9	ns
t _{PHL}			4.8	3.6	5.1	4.8	5.5	
t _{PLH}	OMODE	B̄	2.9	6.6	8.4	2.9	10	ns
t _{PHL}			3	5.7	7.5	3	8.3	
t _{PLH}	IMODE	AO	1.4	4.1	5.8	1.4	6.4	ns
t _{PHL}			1.9	4.2	5.7	1.9	5.9	
t _{PLH}	LOOPBACK	AO	2	5.2	7.3	2	8.2	ns
t _{PHL}			2.6	4.8	6.3	2.6	6.4	
t _{PLH}	A1	AO	1.7	3.9	5.6	1.7	6.1	ns
t _{PHL}			2.2	4.3	5.7	2.2	5.9	
t _t	Rise time, 1.3 V to 1.8 V	B̄	1.8	2.5	3.8	1.7	4	ns
	Fall time, 1.8 V to 1.3 V		1.7	2.5	3.8	1.5	4	
	Rise time, 10% to 90%	AO	2.5	3.4	4.8	2	5	
	Fall time, 90% to 10%		1.5	2.5	3.8	1	5	
t _{PR}	B-port input pulse rejection				1		ns	

SN74FB2033H

8-BIT TTL/BTL REGISTERED TRANSCEIVER

SCBS472 – MAY 1994

live-insertion characteristics over recommended operating free-air temperature range
(see Note 2)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
I_{CC} (BIAS V_{CC})		$V_{CC} = 0$ to 4.5 V	$V_B = 0$ to 2 V, BIAS $V_{CC} = 4.5$ V to 5.5 V		400	μ A
		$V_{CC} = 4.5$ V to 5.5 V			10	
V_O	\bar{B} port	$V_{CC} = 0$,	BIAS $V_{CC} = 4.5$ V to 5.5 V	1.62	2.1	V
I_O	B port	$V_{CC} = 0$,	$V_B = 1$ V, OEB = 0 to 0.8 V		-1	μ A
		V_I (BIAS V_{CC}) = 4.5 V to 5.5 V				
		$V_{CC} = 0$ to 5.5 V,			100	
		$V_{CC} = 0$ to 2.2 V,	OEB = 0 to 5 V		100	

NOTE 2: Power-up sequence is as follows: GND, BIAS V_{CC} , V_{CC} .

switching characteristics (see Figure 2)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V_{OHP}^\dagger	Peak output voltage during turnoff of 100 mA into 40 nH	\bar{B} port See Figure 1		3	V
V_{OHV}^\dagger	Minimum output voltage during turnoff of 100 mA into 40 nH	\bar{B} port See Figure 1	1.62		V
V_{OLV}	Minimum output voltage during high-to-low switch	\bar{B} port $I_{OL} = -50$ mA	0.3		V

† Parameter is based on characterization data but not tested.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Load Circuit for V_{OHP} , V_{OHV}

PARAMETER MEASUREMENT INFORMATION









LOAD CIRCUIT FOR A OUTPUTS



LOAD CIRCUIT FOR B OUTPUTS

TEST	S1
tPLH/tPHL	Open
tPLZ/tPZH	7 V
tPHZ/tPZH	Open



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs - PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$, BTL inputs - PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 2. Load Circuit and Voltage Waveforms

SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS


SCBS173B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

- Compatible With IEEE 1194.1-1991 (BTL) Standard
- TTL A Port, Backplane Transceiver Logic \bar{B} Port
- Open-Collector \bar{B} -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Reduces Noise
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- \bar{B} -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2040 . . . WD PACKAGE
(TOP VIEW)



SN74FB2040 . . . RC PACKAGE
(TOP VIEW)



NC – No internal connection

description

The 'FB2040 are 8-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments.

The \bar{B} port operates at BTL-signal levels. The open-collector \bar{B} ports are specified to sink 100 mA. Two output enables, OEB and \bar{OEB} , are provided for the \bar{B} outputs. When OEB is high and \bar{OEB} is low, the \bar{B} port is active and reflects the inverse of the data present at the A-input pins. When OEB is low, \bar{OEB} is high, or V_{CC} is typically less than 2.5 V, the \bar{B} port is turned off.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SN54FB2040, SN74FB2040

8-BIT TTL/BTL TRANSCEIVERS

SCBS173B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

description (continued)

The A port operates at TTL-signal levels and has split input and output pins. The A outputs reflect the inverse of the data at the \bar{B} port when the A-port output enable, OEA, is high. When OEA is low or when V_{CC} is typically less than 2.5 V, the A outputs are in the high-impedance state.

Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus. Currently, TMS and TCK are not connected and TDI is shorted to TDO.


BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

The SN54FB2040 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74FB2040 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


INPUTS			FUNCTION
OEB	$\bar{\text{OEB}}$	OEA	
L	X	L	Isolation
X	H	L	
L	X	H	$\bar{\text{B}}$ data to AO bus
X	H	H	
H	L	L	$\bar{\text{A}}$ I data to B bus
H	L	H	$\bar{\text{A}}$ I data to B bus, $\bar{\text{B}}$ data to AO bus

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the RC package.

functional block diagram



Pin numbers shown are for the RC package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I : except \bar{B} port	-1.2 V to 7 V
\bar{B} port	-1.2 V to 3.5 V
Input current range (except \bar{B} port)	-40 mA to 5 mA
Voltage range applied to any \bar{B} output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage range applied to any output in the high state	-0.5 V to V_{CC}
Current applied to any single output in the low state: A port	48 mA
\bar{B} port	200 mA
Operating free-air temperature range, T_A : SN54FB2040	-55°C to 125°C
SN74FB2040	0°C to 70°C
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

SN54FB2040, SN74FB2040

8-BIT TTL/BTL TRANSCEIVERS

SCBS173B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

recommended operating conditions (see Note 2)

		SN54FB2040			SN74FB2040			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} , BIAS V_{CC} , BG V_{CC}	Supply voltage	4.75	5	5.25	4.5	5	5.5	V
V_{IH}	High-level input voltage	\bar{B} port*	1.62	2.3	1.62	2.3		V
		Except \bar{B} port	2		2			
V_{IL}	Low-level input voltage	\bar{B} port*	0.75	1.47	0.75	1.47		V
		Except \bar{B} port		0.8		0.8		
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current						-3	mA
I_{OL}	Low-level output current	AO port					24	mA
		\bar{B} port		100		100		
T_A	Operating free-air temperature	-55		125	0		70	°C

* On products compliant to MIL-STD-883C, Class B, this parameter is based on characterization data but is not tested.

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54FB2040		SN74FB2040		UNIT
				MIN	TYP†	MAX	MIN	
V_{IK}	\bar{B} port	$V_{CC} = 4.5$ V	$I_I = -18$ mA		-1.2		-1.2	V
	Except \bar{B} port		$I_I = -40$ mA		-1.2		-0.5	
V_{OH}	AO port	$V_{CC} = 4.5$ V	$I_{OH} = -1$ mA	3.2				V
			$I_{OH} = -3$ mA	2.5	3.3	2.5	3.3	
V_{OL}	AO port	$V_{CC} = 4.5$ V	$I_{OL} = 20$ mA	0.09				V
			$I_{OL} = 24$ mA	0.35	0.5	0.35	0.5	
	\bar{B} port		$I_{OL} = 80$ mA	0.75	1.1	0.75	1.1	
			$I_{OL} = 100$ mA		1.2		1.15	
I_I	Except \bar{B} port	$V_{CC} = 5.5$ V, $V_I = 5.5$ V		50		50	μA	
$I_{IH}‡$	Except \bar{B} port	$V_{CC} = 5.5$ V, $V_I = 2.7$ V		50		50	μA	
$I_{IL}‡$	Except \bar{B} port	$V_{CC} = 5.5$ V	$V_I = 0.5$ V		-50		-50	μA
	\bar{B} port		$V_I = 0.75$ V		-100		-100	
I_{OH}	\bar{B} port	$V_{CC} = 0$ to 5.5 V, $V_O = 2.1$ V		100		100	μA	
I_{OZH}	AO port	$V_{CC} = 5.5$ V, $V_O = 2.7$ V		50		50	μA	
I_{OZL}	AO port	$V_{CC} = 5.5$ V, $V_O = 0.5$ V		-50		-50	μA	
$I_{OS}§$	AO port	$V_{CC} = 5.5$ V, $V_O = 0$		-30	-170	-30	-180	mA
I_{CC}	AI port to \bar{B} port	$V_{CC} = 5.5$ V, $I_O = 0$		25	40	40		mA
	\bar{B} port to AO port			60	70	70		
C_i	AI port*	$V_I = V_{CC}$ or GND		25	70	3.5		pF
	Control inputs*			9.9	3			
C_o	AO port*	$V_O = V_{CC}$ or GND		14.7	6		pF	
C_{io}	\bar{B} port per P1194.0*	$V_{CC} = 0$ to 4.5 V		8		5		pF
		$V_{CC} = 4.5$ V to 5.5 V		9		5		

* On products compliant to MIL-STD-883C, Class B, this parameter is based on characterization data but is not tested.

† All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173B - NOVEMBER 1991 - REVISED SEPTEMBER 1994

live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS		SN54FB2040		SN74FB2040		UNIT	
			MIN	MAX	MIN	MAX		
I_{CC} (BIAS V_{CC})	$V_{CC} = 0$ to 4.5 V	$V_B = 0$ to 2 V, V_I (BIAS V_{CC}) = 4.5 V to 5.5 V	450		450		μA	
	$V_{CC} = 4.5$ to 5.5 V		10		10			
V_O	\bar{B} port $V_{CC} = 0$,	V_I (BIAS V_{CC}) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V	
I_O	B port	$V_{CC} = 0$,	$V_B = 1$ V,	V_I (BIAS V_{CC}) = 4.5 V to 5.5 V		-30	-1	μA
		$V_{CC} = 0$ to 5.5 V,	OEB = 0 to 0.8 V		100		100	
		$V_{CC} = 0$ to 2.2 V,	OEB = 0 to 5 V		100		100	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)



PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ C$			SN54FB2040		SN74FB2040		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	AI	\bar{B}	3.2	4.5	6	0.5	8.5	2.4	6.5	ns
t_{PHL}			2.8	4.2	5.6	0.4	8.5	2.7	5.8	
t_{PLH}	\bar{B}	AO	2.3	3.8	5.7	0.4	8	1.9	6.2	ns
t_{PHL}			2.3	4.2	5.9	0.8	14.9	2	8.2	
t_{PLH}	OEB	B	3.7	5.1	6.7	0.5	9.9	3	7	ns
t_{PHL}			3.1	4.6	5.9	0.4	9.5	3	6.1	
t_{PLH}	\bar{OEB}	\bar{B}	3.6	5.2	6.8	1.3	9.5	3.3	7	ns
t_{PHL}			2.9	4.4	5.9	0.2	9.8	2.6	6.1	
t_{PZH}	OEA	AO	2.5	4	5.5	1.2	8	2.1	5.8	ns
t_{PZL}			2.1	3.6	4.8	0.8	7.5	2	5	
t_{PHZ}	OEA	AO	2.3	4.1	5.9	1	8.2	1.9	6.5	ns
t_{PLZ}			1.6	3.1	4.5	0.4	7.2	1.4	4.7	
$t_{sk(p)}$ *	Skew for any single channel $ t_{PHL} - t_{PLH} $	AI to \bar{B} or \bar{B} to AO	0.5							ns
$t_{sk(o)}$ *	Skew between drivers in the same package	AI to B or B to AO	0.4			2				ns
t_t	Rise time, 1.3 V to 1.8 V	\bar{B}	2	2.8	3.8	0.2	4.5	1.7		
	Fall time, 1.8 V to 1.3 V		1	1.9	3	0.9	4.0	1	4.2	
t_{PR} *	\bar{B} -port input pulse rejection							1	3.4	ns

* On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not tested.

SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns. BTL inputs – PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms

SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994


- Compatible With IEEE 1194.1-1991 (BTL) Standard
- TTL A Port, Backplane Transceiver Logic \bar{B} Port
- Open-Collector \bar{B} -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Reduces Noise
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- \bar{B} -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2041 . . . WD PACKAGE
(TOP VIEW)



NC – No internal connection

SN74FB2041 . . . RC PACKAGE
(TOP VIEW)



description

The 'FB2041 are 7-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments.

The \bar{B} port operates at BTL-signal levels. The open-collector \bar{B} ports are specified to sink 100 mA. Two output enables, OEB and \overline{OEB} , are provided for the \bar{B} outputs. When OEB is high and \overline{OEB} is low, the \bar{B} port is active and reflects the inverse of the data present at the A-input pins. When OEB is low, \overline{OEB} is high, or V_{CC} is typically less than 2.5 V, the \bar{B} port is turned off. The enable/disable logic partitions the device as two 3-bit sections and one 1-bit section.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SN54FB2041, SN74FB2041

7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

description (continued)

The A port operates at TTL-signal levels and has split input and output pins. The A outputs reflect the inverse of the data at the \bar{B} port when the A-port output enable, OEA, is high. When OEA is low or when V_{CC} is typically less than 2.5 V, the A outputs are in the high-impedance state.

Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus. Currently, TMS and TCK are not connected and TDI is shorted to TDO.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

The SN54FB2041 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74FB2041 is characterized for operation from 0°C to 70°C .


FUNCTION TABLE

INPUTS			FUNCTION
OEB	\bar{OEB}	OEA	
L	X	L	Isolation
X	H	L	
L	X	H	\bar{B} data to AO bus
X	H	H	
H	L	L	\bar{A} data to B bus
H	L	H	\bar{A} data to B bus, \bar{B} data to AO bus

SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SC8S172B - NOVEMBER 1991 - REVISED SEPTEMBER 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the RC package.

SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

functional block diagram



Pin numbers shown are for the RC package.

SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I : except \bar{B} port	-1.2 V to 7 V
\bar{B} port	-1.2 V to 3.5 V
Input current range (except \bar{B} port)	-40 mA to 5 mA
Voltage range applied to any \bar{B} output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage range applied to any output in the high state	-0.5 V to V_{CC}
Current applied to any single output in the low state: A port	48 mA
\bar{B} port	200 mA
Operating free-air temperature range, T_A : SN54FB2041	-55°C to 125°C
SN74FB2041	0°C to 70°C
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package	1.4 W
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 2)

			SN54FB2041			SN74FB2041			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} , BIAS V_{CC} , BG V_{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	\bar{B} port	1.62		2.3	1.62		2.3	V
		Except \bar{B} port	2			2			
V_{IL}	Low-level input voltage	\bar{B} port	0.75		1.47	0.75		1.47	V
		Except \bar{B} port			0.8			0.8	
I_{IK}	Input clamp current				-18			-18	mA
I_{OH}	High-level output current	AO port			-3			-3	mA
I_{OL}	Low-level output current	AO port			24			24	mA
		B port			100			100	
T_A	Operating free-air temperature		-55		125	0		70	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

SN54FB2041, SN74FB2041

7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54FB2041		SN74FB2041		UNIT	
		MIN	TYPT [†] MAX	MIN	TYPT [†] MAX		
V _{IK}	\bar{B} port	V _{CC} = 4.5 V	I _I = -18 mA		-1.2		V
	Except \bar{B} port		I _I = -40 mA		-0.5		
V _{OH}	AO port	V _{CC} = 4.5 V	I _{OH} = -1 mA				V
			I _{OH} = -3 mA		2.5 3.3		
V _{OL}	AO port	V _{CC} = 4.5 V	I _{OL} = 20 mA				V
			I _{OL} = 24 mA		0.35 0.5		
	\bar{B} port	V _{CC} = 4.5 V	I _{OL} = 80 mA		0.75 1.1		
			I _{OL} = 100 mA		1.15 1.15		
I _I	Except \bar{B} port	V _{CC} = 5.5 V, V _I = 5.5 V			50 50		μA
I _{IH} [‡]	Except \bar{B} port	V _{CC} = 5.5 V, V _I = 2.7 V			50 50		μA
I _{IL} [‡]	Except \bar{B} port	V _{CC} = 5.5 V	V _I = 0.5 V		-50 -50		μA
	\bar{B} port		V _I = 0.75 V		-100 -100		
I _{OH}	\bar{B} port	V _{CC} = 0 to 5.5 V, V _O = 2.1 V			100 100		μA
I _{OZH}	AO port	V _{CC} = 5.5 V, V _O = 2.7 V			50 50		μA
I _{OZL}	AO port	V _{CC} = 5.5 V, V _O = 0.5 V			-50 -50		μA
I _{OS} [§]	AO port	V _{CC} = 5.5 V, V _O = 0	-30 -150		-30 -180		mA
I _{CC}	AI port to \bar{B} port	V _{CC} = 5.5 V, I _O = 0	25		40		mA
	\bar{B} port to AO port		65		65		
C _i	AI port	V _I = V _{CC} or GND			3.5		pF
	Control inputs				3		
C _O	AO port	V _O = V _{CC} or GND			6		pF
C _{iO}	\bar{B} port per P1194.0	V _{CC} = 0 to 4.5 V	6		5		pF
		V _{CC} = 4.5 V to 5.5 V	5		5		

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	SN54FB2041		SN74FB2041		UNIT	
		MIN	MAX	MIN	MAX		
I _{CC} (BIAS V _{CC})	V _{CC} = 0 to 4.5 V	460		450		μA	
	V _{CC} = 4.5 V to 5.5 V	10		10			
V _O	\bar{B} port	V _{CC} = 0, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
I _O	\bar{B} port	V _{CC} = 0, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V	-1		-1		μA
		V _{CC} = 0 to 5.5 V, V _I = 1 V					
		V _{CC} = 0 to 2.2 V, OEB = 0 to 0.8 V	100		100		
		V _{CC} = 0 to 2.2 V, OEB = 0 to 5 V	100		100		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$			SN54FB2041		SN74FB2041		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	AI	\bar{B}	3	4.6	6			2.7	6.5	ns
t_{PHL}			2.7	4.2	5.6			2.5	5.8	
t_{PLH}	B	AO	2.2	3.7	5.5			1.8	6	ns
t_{PHL}			2.6	4.1	5.9			2.2	7.9	
t_{PLH}	OEB	\bar{B}	3.8	5.3	7.1			3.3	7.4	ns
t_{PHL}			3.4	4.9	6.5			3.2	6.7	
t_{PLH}	OEB	\bar{B}	3.7	5.1	6.8			3.4	7	ns
t_{PHL}			2.9	4.4	6.2			2.4	6.4	
t_{PZH}	OEA	AO	1.8	3.3	5.1			1.5	5.6	ns
t_{PZL}			1.7	3.1	4.7			1.6	5	
t_{PHZ}	OEA	AO	1.9	3.3	5			1.3	5.3	ns
t_{PLZ}			1.1	2.6	4.3			0.9	4.7	
$t_{sk(p)}$	Skew for any single channel $ t_{PHL} - t_{PLH} $	AI to \bar{B} or \bar{B} to AO	0.5							ns
$t_{sk(o)}$	Skew between drivers in the same package	AI to \bar{B} or \bar{B} to AO	0.4							ns
t_t	Rise time, 1.3 V to 1.8 V	\bar{B}	2.4	3.5	4.6			2.2	5.2	
	Fall time, 1.8 V to 1.3 V		1	2	3			1	3.4	
t_{PR}	\bar{B} -port input pulse rejection					1		1		ns





PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns. BTL inputs – PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

ETL Enhanced Transceiver Logic

1

BTL Backplane Transceiver Logic

2

GTL Gunning Transceiver Logic

3

ABT/CBT 25- Ω Incident-Wave Switching Drivers

4

Mechanical Data

5

The new TI Gunning Transceiver Logic (GTL) family allows designers of high-performance workstation and networking equipment to achieve higher speeds with much less power-consumption overhead. GTL transceivers use a 0.8 V output switching region with a very small (100 mV) input threshold, to handle device speeds as high as 150 MHz. Applications are GTL backplanes that require TTL translation, memory array point-to-point drivers, and local-bus interface drivers between a GTL processing system and a TTL bus.

SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480B – JUNE 1994 – REVISED OCTOBER 1994

- Translates Between GTL Logic Levels and LVTTTL or 5-V TTL Logic Levels
- Members of the Texas Instruments *Widebus™* Family
- Support Mixed-Mode Signal Operation on A Port
- Universal Bus Transceiver (*UBT™*) Combines D-Type Latches and D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Optimizes Printed-Circuit-Board Layout
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Ceramic Flat (WD) Packages

description

These 18-bit bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.


The B port operates at GTL levels while the A port and control pins are compatible with LVTTTL or 5-V TTL logic levels.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the clock-enable (\overline{CEAB} and \overline{CEBA}) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if \overline{CEAB} is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if \overline{CEAB} is also low. \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that for A to B but uses \overline{OEBA} , LEBA, CLKBA, and \overline{CEBA} .

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54GTL16612 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74GTL16612 is characterized for operation from -40°C to 85°C .

SN54GTL16612...WD PACKAGE
SN74GTL16612...DGG OR DL PACKAGE
(TOP VIEW)



Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480B – JUNE 1994 – REVISED OCTOBER 1994

FUNCTION TABLE†


INPUTS					OUTPUT B	MODE
CEAB	OEAB	LEAB	CLKAB	A		
X	H	X	X	X	Z	Latched storage of A data
L	L	L	H	X	B ₀ ‡	
L	L	L	L	X	B ₀ §	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	↑	L	L	Clocked storage of A data
L	L	L	↑	H	H	
H	L	L	X	X	B ₀ §	Clock inhibit

† A-to-B data flow is shown; B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CEBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

logic diagram (positive logic)



SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480B - JUNE 1994 - REVISED OCTOBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} : 3.3 V	-0.5 V to 4.6 V
5 V	-0.5 V to 7 V
Input voltage range, V_I (see Note 1): A port	-0.5 V to 7 V
B port	-0.5 V to 4.6 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1): A port	-0.5 V to 7 V
B port	-0.5 V to 4.6 V
Current into any A-port output in the low state, I_{OL}	128 mA
Current into any B-port output in the low state, I_{OL}	80 mA
Current into any A-port output in the high state, I_{OH} (see Note 2)	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Operating free-air temperature range, T_A : SN54GTL16612	-55°C to 125°C
SN74GTL16612	-40°C to 85°C
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

		SN54GTL16612			SN74GTL16612			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V_{CC}	Supply voltage, 3.3 V	3.15	3.3	3.45	3.15	3.3	3.45	V	
	Supply voltage, 5 V	4.75	5	5.25	4.75	5	5.25		
V_{REF}	Supply voltage	0.8			0.8			V	
V_I	Input voltage	B port	V_{CC} (3.3 V)			V_{CC} (3.3 V)			V
		Except B port	5.5			5.5			
V_{IH}	High-level input voltage	B port	$V_{REF} + 50$ mV			$V_{REF} + 50$ mV			V
		Except B port	2			2			
V_{IL}	Low-level input voltage	B port	$V_{REF} - 50$ mV			$V_{REF} - 50$ mV			V
		Except B port	0.8			0.8			
I_{IK}	Input clamp current	-18			-18			mA	
I_{OH}	High-level output current	-32			-32			mA	
I_{OL}	Low-level output current	A port			64			mA	
		B port			40				
T_A	Operating free-air temperature	-55			125			°C	
		-40			85				

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480B – JUNE 1994 – REVISED OCTOBER 1994

electrical characteristics over recommended operating free-air temperature range, $V_{REF} = 0.8\text{ V}$
(unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54GTL16612		SN74GTL16612		UNIT
				MIN	TYP†	MAX	MIN	
V_{IK}		$V_{CC}(3.3\text{ V}) = 3.15\text{ V}$, $V_{CC}(5\text{ V}) = 4.75\text{ V}$	$I_I = -18\text{ mA}$	-1.2		-1.2		V
V_{OH}	A port	$V_{CC} = \text{MIN to MAX}^\ddagger$	$I_{OH} = -100\ \mu\text{A}$	$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
		$V_{CC}(3.3\text{ V}) = 3.15\text{ V}$, $V_{CC}(5\text{ V}) = 4.75\text{ V}$	$I_{OH} = -8\text{ mA}$	2.4		2.4		
			$I_{OH} = -32\text{ mA}$	2		2		
V_{OL}	A port	$V_{CC}(3.3\text{ V}) = 3.15\text{ V}$, $V_{CC}(5\text{ V}) = 4.75\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.2		0.2		V
			$I_{OL} = 16\text{ mA}$	0.4		0.4		
			$I_{OL} = 32\text{ mA}$	0.5		0.5		
			$I_{OL} = 64\text{ mA}$	0.55		0.55		
	B port	$V_{CC}(3.3\text{ V}) = 3.15\text{ V}$, $V_{CC}(5\text{ V}) = 4.75\text{ V}$	$I_{OL} = 40\text{ mA}$	0.4		0.4		
I_I	Control inputs	$V_{CC} = 0\text{ or MAX}^\ddagger$	$V_I = 5.5\text{ V}$	10		10		μA
	A port	$V_{CC}(3.3\text{ V}) = 3.45\text{ V}$, $V_{CC}(5\text{ V}) = 5.25\text{ V}$	$V_I = 5.5\text{ V}$	20		20		
			$V_I = V_{CC}$	1		1		
			$V_I = 0$	-30		-30		
	B port	$V_{CC}(3.3\text{ V}) = 3.45\text{ V}$, $V_{CC}(5\text{ V}) = 5.25\text{ V}$	$V_I = V_{CC}(3.3\text{ V})$	5		5		
$V_I = 0$			-5		-5			
I_{off}	A port	$V_{CC} = 0$	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$	100		100		μA
$I_{I(\text{hold})}$	A port	$V_{CC}(3.3\text{ V}) = 3.15\text{ V}$, $V_{CC}(5\text{ V}) = 4.75\text{ V}$	$V_I = 0.8\text{ V}$	75		75		μA
			$V_I = 2\text{ V}$	-75		-75		
I_{OZH}	A port	$V_{CC}(3.3\text{ V}) = 3.45\text{ V}$	$V_O = 3\text{ V}$	1		1		μA
	B port	$V_{CC}(5\text{ V}) = 5.25\text{ V}$	$V_O = 1.2\text{ V}$	10		10		
I_{OZL}	A port	$V_{CC}(3.3\text{ V}) = 3.45\text{ V}$	$V_O = 0.5\text{ V}$	-1		-1		μA
	B port	$V_{CC}(5\text{ V}) = 5.25\text{ V}$	$V_O = 0.4\text{ V}$	-10		-10		
$I_{CC}(3.3\text{ V})$	A or B port	$V_{CC}(3.3\text{ V}) = 3.45\text{ V}$, $V_{CC}(5\text{ V}) = 5.25\text{ V}$, $I_O = 0$, $V_I = V_{CC}(3.3\text{ V})\text{ or GND}$	Outputs high	1		1		mA
			Outputs low	5		5		
			Outputs disabled	1		1		
$I_{CC}(5\text{ V})$	A or B port	$V_{CC}(3.3\text{ V}) = 3.45\text{ V}$, $V_{CC}(5\text{ V}) = 5.25\text{ V}$, $I_O = 0$, $V_I = V_{CC}(5\text{ V})\text{ or GND}$	Outputs high	120		120		mA
			Outputs low	120		120		
			Outputs disabled	120		120		
ΔI_{CC}^\S		$V_{CC}(3.3\text{ V}) = 3.45\text{ V}$, A or control inputs at $V_{CC}(3.3\text{ V})\text{ or GND}$, One input at 2.7 V	$V_{CC}(5\text{ V}) = 5.25\text{ V}$	1		1		mA
C_i	Control inputs	$V_I = 3.15\text{ V or }0$		3.5		3.5		pF
C_{io}	A port	$V_O = 3.15\text{ V or }0$		12		12		pF
	B port	Per IEEE Standard 1149.0-1991		5		5		

† All typical values are at $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$, $V_{CC}(5\text{ V}) = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480B – JUNE 1994 – REVISED OCTOBER 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8\text{ V}$ (unless otherwise noted)

		SN54GTL16612		SN74GTL16612		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	95	0	95	MHz
t_w	Pulse duration	LEAB or LEBA high	3.3	3.3		ns
		CLKAB or CLKBA high or low	5.6	5.6		
t_{su}	Setup time	A before CLKAB \uparrow	0.9	0		ns
		B before CLKBA \uparrow	3.4	2.5		
		A before LEAB \downarrow	1.2	0.4		
		B before LEBA \downarrow	1	0.9		
		\overline{CEAB} before CLKAB \uparrow	2.1	1		
		\overline{CEBA} before CLKBA \uparrow	2.6	2.1		
t_h	Hold time	A after CLKAB \uparrow	2.9	2.7		ns
		B after CLKBA \uparrow	4.1	0.4		
		A after LEAB \downarrow	4.5	3.4		
		B after LEBA \downarrow	4.3	3.3		
		\overline{CEAB} after CLKAB \uparrow	2	1.5		
		\overline{CEBA} after CLKBA \uparrow	0.5	0.4		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8\text{ V}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL16612			SN74GTL16612			UNIT
			MIN	TYP \dagger	MAX	MIN	TYP \dagger	MAX	
f_{max}			95			95			MHz
t_{PLH}	A	B	1	2.6	3.8	1	2.6	3.8	ns
t_{PHL}			1	2.2	4	1	2.2	4	
t_{PLH}	LEAB	B	1.8	3.6	5.4	1.8	3.6	5.4	ns
t_{PHL}			1.5	3.3	5.5	1.5	3.3	5.5	
t_{PLH}	CLKAB	B	1.8	3.7	5.3	1.8	3.7	5.3	ns
t_{PHL}			1.5	3.3	5.5	1.5	3.3	5.5	
t_{PLH}	\overline{OEAB}	B	1.6	3.3	4.7	1.6	3.3	4.7	ns
t_{PHL}			1.3	3.2	5.5	1.3	3.2	5.5	
t_r	Transition time, B outputs (0.5 V to 1 V)		1.3			1.3			ns
t_f	Transition time, B outputs (1 V to 0.5 V)		0.5			0.5			ns
t_{PLH}	B	A	2	4.8	6.9	2	4.8	6.9	ns
t_{PHL}			1.4	3.6	5.1	1.4	3.6	5.1	
t_{PLH}	LEBA	A	2.1	4.3	6.1	2.1	4.3	6.1	ns
t_{PHL}			1.9	3.6	5.1	1.9	3.6	5.1	
t_{PLH}	CLKBA	A	2.3	4.5	6.4	2.3	4.5	6.4	ns
t_{PHL}			2.2	4	5.6	2.2	4	5.6	
t_{en}	\overline{OEBA}	A	1.9	4.7	7.2	1.9	4.7	7.2	ns
t_{dis}			2.5	4.6	6.9	2.5	4.6	6.9	

\dagger All typical values are at $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$, $V_{CC}(5\text{ V}) = 5\text{ V}$, $T_A = 25^\circ\text{C}$.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS


SCBS480B – JUNE 1994 – REVISED OCTOBER 1994

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION
($V_m = 1.5$ V for A port and 0.8 V for B port)




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
($V_m = 1.5$ V for A port and 0.8 V for B port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(A port to B port)



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(B port to A port)

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

SN54GTL16616, SN74GTL16616 17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

- Translates Between GTL Signal Levels and LVTTTL or 5-V TTL Signal Levels
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation on A Port
- Universal Bus Transceiver (*UBT™*) Combines D-Type Latches and D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Ceramic Flat (WD) Packages

description

These 17-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. The GTL16616 provides for a copy of CLKAB at GTL logic levels (CLKOUT) and also provides a conversion of the GTL clock to a TTL environment (CLKIN).

The B port operates at GTL levels while the A port and control pins are compatible with LVCMOS, LVTTTL, or 5-V TTL logic levels.


Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the clock-enable (\overline{CEAB} and \overline{CEBA}) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if \overline{CEAB} is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if \overline{CEAB} is also low. \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA, and \overline{CEBA} .

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTL16616 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54GTL16616 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74GTL16616 is characterized for operation from -40°C to 85°C .

SN54GTL16616 ... WD PACKAGE
SN74GTL16616 ... DGG OR DL PACKAGE
(TOP VIEW)



Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SN54GTL16616, SN74GTL16616
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS
WITH BUFFERED CLOCK OUTPUTS

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

FUNCTION TABLE

INPUTS					OUTPUT B	MODE
CEAB	OEAB	LEAB	CLKAB	A		
X	H	X	X	X	Z	Latched storage of A data
L	L	L	H or L	X	B ₀ [‡]	
L	L	L	H or L	X	B ₀ [§]	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	↑	L	L	Clocked storage of A data
L	L	L	↑	H	H	
H	L	L	X	X	B ₀ [§]	Clock inhibit


† A-to-B data flow is shown; B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CEBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

SN54GTL16616, SN74GTL16616
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS
WITH BUFFERED CLOCK OUTPUTS
SCBS481A - JUNE 1994 - REVISED AUGUST 1994

logic diagram (positive logic)



SN54GTL16616, SN74GTL16616

17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

WITH BUFFERED CLOCK OUTPUTS

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} : 3.3 V	-0.5 V to 4.6 V
5 V	-0.5 V to 7 V
Input voltage range, V_I (see Note 1): A port	-0.5 V to 7 V
B port	-0.5 V to 4.6 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1): A port	-0.5 V to 7 V
B port	-0.5 V to 4.6 V
Current into any A-port output in the low state, I_{OL}	128 mA
Current into any B-port output in the low state, I_{OB}	80 mA
Current into any A-port output in the high state, I_{OH} (see Note 2)	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current will flow only when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

		SN54GTL16616			SN74GTL16616			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V_{CC}	Supply voltage, 3.3 V	3.15	3.3	3.45	3.15	3.3	3.45	V	
	Supply voltage, 5 V	4.75	5	5.25	4.75	5	5.25		
V_{REF}	Supply voltage	0.8			0.8			V	
V_I	Input voltage	B port	V_{CC} (3.3 V)			V_{CC} (3.3 V)			V
		Except B port	5.5			5.5			
V_{IH}	High-level input voltage	B port	$V_{REF} + 50$ mV			$V_{REF} + 50$ mV			V
		Except B port	2			2			
V_{IL}	Low-level input voltage	B port	$V_{REF} - 50$ mV			$V_{REF} - 50$ mV			V
		Except B port	0.8			0.8			
I_{IK}	Input clamp current	-18			-18			mA	
I_{OH}	High-level output current	A port	-32			-32			mA
		B port	64			64			
I_{OL}	Low-level output current	A port	40			40			mA
		B port	64			64			
T_A	Operating free-air temperature	-55			85			°C	

NOTE 4: Unused or floating control inputs must be held high or low.

SN54GTL16616, SN74GTL16616
17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS
WITH BUFFERED CLOCK OUTPUTS

SCBS481A - JUNE 1994 - REVISED AUGUST 1994

electrical characteristics over recommended operating free-air temperature range, $V_{REF} = 0.8$ V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54GTL16616		SN74GTL16616		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	V_{CC} (3.3 V) = 3.15 V, V_{CC} (5 V) = 4.75 V			-1.2		-1.2	V
V_{OH}	A port V_{CC} = MIN to MAX‡, V_{CC} (3.3 V) = 3.15 V, V_{CC} (5 V) = 4.75 V	$I_{OH} = -100 \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$	V
		$I_{OH} = -8 \text{ mA}$		2.4		2.4	
		$I_{OH} = -32 \text{ mA}$		2		2	
V_{OL}	A port V_{CC} (3.3 V) = 3.15 V, V_{CC} (5 V) = 4.75 V	$I_{OL} = 100 \mu\text{A}$		0.2		0.2	V
		$I_{OL} = 16 \text{ mA}$		0.4		0.4	
		$I_{OL} = 32 \text{ mA}$		0.5		0.5	
		$I_{OL} = 64 \text{ mA}$		0.55		0.55	
	B port V_{CC} (3.3 V) = 3.15 V, V_{CC} (5 V) = 4.75 V	$I_{OL} = 40 \text{ mA}$		0.4		0.4	
I_I	Control inputs $V_{CC} = 0$ or MAX‡	$V_I = 5.5 \text{ V}$		10		10	μA
	A port V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V) = 5.25 V	$V_I = 5.5 \text{ V}$		20		20	
		$V_I = V_{CC}$		1		1	
		$V_I = 0$		-30		-30	
	B port V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V) = 5.25 V	$V_I = V_{CC}$ (3.3 V)		5		5	
$V_I = 0$			-5		-5		
I_{off}	A port $V_{CC} = 0$	V_I or $V_O = 0$ to 4.5 V		100		100	μA
$I_I(\text{hold})$	A port V_{CC} (3.3 V) = 3.15 V, V_{CC} (5 V) = 4.75 V	$V_I = 0.8 \text{ V}$		75		75	μA
		$V_I = 2 \text{ V}$		-75		-75	
I_{OZH}	A port V_{CC} (3.3 V) = 3.45 V	$V_O = 3 \text{ V}$		1		1	μA
	B port V_{CC} (5 V) = 5.25 V	$V_O = 1.2 \text{ V}$		10		10	
I_{OZL}	A port V_{CC} (3.3 V) = 3.45 V	$V_O = 0.5 \text{ V}$		-1		-1	μA
	B port V_{CC} (5 V) = 5.25 V	$V_O = 0.4 \text{ V}$		-10		-10	
I_{CC} (3.3 V)	A or B port V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V) = 5.25 V, $I_O = 0$, $V_I = V_{CC}$ (3.3 V) or GND	Outputs high		1		1	mA
		Outputs low		5		5	
		Outputs disabled		1		1	
I_{CC} (5 V)	A or B port V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V) = 5.25 V, $I_O = 0$, $V_I = V_{CC}$ (5 V) or GND	Outputs high		120		120	mA
		Outputs low		120		120	
		Outputs disabled		120		120	
ΔI_{CC}^{\S}	V_{CC} (3.3 V) = 3.45 V, A or control inputs at V_{CC} (3.3 V) or GND, One input at 2.7 V	V_{CC} (5 V) = 5.25 V		1		1	mA
C_i	Control inputs $V_I = 3.15 \text{ V}$ or 0			3.5		3.5	pF
C_{io}	A port $V_O = 3.15 \text{ V}$ or 0			12		12	pF
	B port Per IEEE 1194.0-1991			5		5	

† All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54GTL16616, SN74GTL16616

17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

WITH BUFFERED CLOCK OUTPUTS

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8\text{ V}$ (unless otherwise noted)

		SN54GTL16616		SN74GTL16616		UNIT
		MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	95	0	95	MHz
t_w	Pulse duration	LEAB or LEBA high	3.3	3.3		ns
		CLKAB or CLKBA high or low	5.5	5.5		
t_{su}	Setup time	A before CLKAB \uparrow	1.1	1.1		ns
		B before CLKBA \uparrow	2.6	2.6		
		A before LEAB \downarrow	0	0		
		B before LEBA \downarrow	1	1		
		\overline{CEAB} before CLKAB \uparrow	1.8	1.8		
t_h	Hold time	\overline{CEBA} before CLKBA \uparrow	2.1	2.1		ns
		A after CLKAB \uparrow	1.6	1.6		
		B after CLKBA \uparrow	0.2	0.2		
		A after LEAB \downarrow	4.3	4.3		
		B after LEBA \downarrow	2.8	2.8		
		\overline{CEAB} after CLKAB \uparrow	0.8	0.8		
		\overline{CEBA} after CLKBA \uparrow	0.7	0.7		

SN54GTL16616, SN74GTL16616 17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{REF} = 0.8\text{ V}$ (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL16616			SN74GTL16616			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
f_{max}			95			95			MHz
t_{PLH}	A	B	1	2.5	3.8	1	2.5	3.8	ns
t_{PHL}			1	2	3.8	1	2	3.8	
t_{PLH}	LEAB	B	1.5	3.4	5.1	1.5	3.4	5.1	ns
t_{PHL}			1.4	3.2	5.1	1.4	3.2	5.1	
t_{PLH}	CLKAB	B	1.5	3.6	5	1.5	3.6	5	ns
t_{PHL}			1.4	4.1	5	1.4	4.1	5	
t_{PLH}	CLKAB	CLKOUT	3.4	6	7.7	3.4	6	7.7	ns
t_{PHL}			4.3	7.4	10.4	4.3	7.4	10.4	
t_{PLH}	$\overline{OE}AB$	B	1.3	3.2	5	1.3	3.2	5	ns
t_{PHL}			1.1	3.1	5	1.1	3.1	5	
t_r	Transition time, B outputs (0.5 V to 1 V)		1.2			1.2			ns
t_f	Transition time, B outputs (1 V to 0.5 V)		0.7			0.7			ns
t_{PLH}	B	A	2.1	4.4	6.5	2.1	4.4	6.5	ns
t_{PHL}			1.3	3.3	4.8	1.3	3.3	4.8	
t_{PLH}	LEBA	A	1.7	3.9	6	1.7	3.9	6	ns
t_{PHL}			1.3	3.3	4.6	1.3	3.3	4.6	
t_{PLH}	CLKBA	A	1.7	4.1	6.3	1.7	4.1	6.3	ns
t_{PHL}			1.4	3.6	5.3	1.4	3.6	5.3	
t_{PLH}	CLKOUT	CLKIN	6.5	10.5	14.3	6.5	10.5	14.3	ns
t_{PHL}			5.1	8.8	11.8	5.1	8.8	11.8	
t_{en}	$\overline{OE}BA$	A	1.8	4.7	6.9	1.8	4.7	6.9	ns
t_{dis}			2	4.7	6.7	2	4.7	6.7	

† All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, $T_A = 25^\circ\text{C}$.


SN54GTL16616, SN74GTL16616 17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




LOAD CIRCUIT FOR A OUTPUTS


LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION
($V_m = 1.5$ V for A port and 0.8 V for B port)




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
($V_m = 1.5$ V for A port and 0.8 V for B port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(A port to B port)



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(B port to A port)

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

ETL Enhanced Transceiver Logic	1
BTL Backplane Transceiver Logic	2
GTL Gunning Transceiver Logic	3
ABT/CBT 25-Ω Incident-Wave Switching Drivers	4
Mechanical Data	5

Today designers are often faced with the problem of bus interface circuits having insufficient drive capability when driving low-impedance bus lines. Transmission lines with a characteristic impedance of less than 30 ohms are no longer a rarity (mainframe computers; switching systems; industrial control systems). If the necessary output current cannot be provided the result will generally be a reduction in system speed.

As the line impedance can hardly be influenced, the driver needs to provide sufficient drive capability. In other words, the driver output needs to provide a sufficiently high amount of current to switch the bus or the line directly from one logic state to the other (incident wave switching, IWS). Otherwise, it takes several wave reflections until the line signal level reaches the desired logic level.

To support IWS on highly-loaded lines, TI has developed several BiCMOS functions, designated SN74BCT25xxx, which offer an extended output drive of $I_{oL} = 188$ mA and $I_{oH} = 80$ mA, which is sufficient for reliable operation of lines with impedances down to 25 ohms.

SN54ABT25245, SN74ABT25245 25-Ω OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

JUNE 1992 - REVISED FEBRUARY 1993

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25$ C
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 25 Ω or Greater
- Distributed V_{CC} and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

The 'ABT25245 is a 25-Ω octal bus transceiver designed for asynchronous communication between data buses. It improves both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented transceivers.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can disable the device so that both buses are effectively isolated.


This transceiver is capable of sinking 188 mA of I_{OL} current, which facilitates switching 25-Ω transmission lines on the incident wave. The distributed V_{CC} and GND pins minimize switching noise for more reliable system operation.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT25245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT25245 is characterized for operation from -40°C to 85°C.

SN54ABT25245 . . . JT PACKAGE
SN74ABT25245 . . . DW OR NT PACKAGE
(TOP VIEW)



SN54ABT25245 . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated


SN54ABT25245, SN74ABT25245 25-Ω OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

JUNE 1992 - REVISED FEBRUARY 1993


FUNCTION TABLE

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, V_O	-0.5 V to 5.5 V
Voltage range applied to any output in the high state, V_{OH}	-0.5 V to V_{CC}
Input clamp current, I_{IK} ($V_I < 0$)	-18 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Current into any output in the low state, I_O : SN54ABT25245 (A port)	250 mA
SN54ABT25245 (B port)	96 mA
SN74ABT25245 (A port)	376 mA
SN74ABT25245 (B port)	128 mA
Operating free-air temperature range: SN54ABT25245	-55°C to 125°C
SN74ABT25245	-40°C to 85°C
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DW package	1 W
NT package	1.3 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

SN54ABT25245, SN74ABT25245
25-Ω OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

JUNE 1992 REVISED FEBRUARY 1993

recommended operating conditions (see Note 2)

		SN54ABT25245		SN74ABT25245		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
I_{IK}	Input clamp current		-18		-18	mA
I_{OH}	High-level output current	A ports	-53		-80	mA
		B ports	-24		-32	
I_{OL}	Low-level output current	A ports	125		188	mA
		B ports	48		64	
t_{AV}	Input transition rise or fall rate	Outputs enabled	Control inputs	4	4	ns/V
			A or B ports	10	10	
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 2 Unused or floating pins (input or I/O) must be held high or low

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ABT25245, SN74ABT25245
25-Ω OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

JUNE 1992 - REVISED FEBRUARY 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54ABT25245		SN74ABT25245		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA			-1.2		-1.2	V	
V _{OH}	A ports	V _{CC} = 4.75 V, I _{OH} = -3 mA					2.7	V	
		V _{CC} = 4.5 V, I _{OH} = -53 mA		2					
		V _{CC} = 4.5 V, I _{OH} = -80 mA					2.4		
	B ports	V _{CC} = 4.5 V, I _{OH} = -3 mA	2.5		2.5				
		V _{CC} = 5 V, I _{OH} = -3 mA		3		3			
V _{OL}		V _{CC} = 4.5 V, I _{OL} = 94 mA			0.55		0.55	V	
A ports	V _{CC} = 4.5 V, I _{OL} = 125 mA			0.8					
	V _{CC} = 4.5 V, I _{OL} = 188 mA					0.7			
	B ports	V _{CC} = 4.5 V, I _{OL} = 55 mA				55			
V _{CC} = 4.5 V, I _{OL} = 64 mA						0.55			
I _I	Control inputs	V _{CC} = 5.5 V, V _I = V _{CC} or GND			+1		+1	μA	
	A or B ports				+100		+100		
I _{hoH}	A or B ports	V _{CC} = 4.5 V, V _I = 0.8 V	100			100		μA	
		V _{CC} = 4.5 V, V _I = 2 V	-100			-100			
I _{OZH} †		V _{CC} = 5.5 V, V _O = 2.7 V			50		50	μA	
I _{OZL} †		V _{CC} = 5.5 V, V _O = 0.5 V			-50		-50	μA	
I _{OFF}		V _{CC} = 0, V _I or V _O < 4.5 V			+500		+100	μA	
I _{CEX}		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high		50		50	μA	
I _O ‡	B ports	V _{CC} = 5.5 V, V _O = 2.5 V			-50	-210	-50	-210	mA
			Outputs high		500		500	μA	
			Outputs low		20		20		
I _{CC}		V _{CC} = 5.5 V, Outputs open, V _I = V _{CC} or GND	Outputs disabled		500		500	μA	
ΔI _{CC} ¶			V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND		1		1	mA	
C _I	Control inputs		V _{CC} = 5 V, V _I = V _{CC} or GND	4		4	pF		
C _{in}	A or B ports	V _{CC} = 5 V, V _O = V _{CC} or GND	11.5		11.5		pF		

† All typical values are at V_{CC} = 5 V, T_A = 25 °C.

‡ For I/O ports, the parameters I_μ and I_L include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SN54ABT25245, SN74ABT25245
25-Ω OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

JUNE 1992 REVISED FEBRUARY 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25$ C			SN54ABT25245		SN74ABT25245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A	1	2.3	3.5	1	4	1	3.9	ns
t_{PHL}			1	2.4	3.5	1	4.5	1	4.3	
t_{PZH}	OE	A or B	1.5	3.7	5.4	1	6.8	1.5	6.5	ns
t_{PZL}			1.4	4	5.8	1	7.1	1.4	6.8	
t_{PHZ}	OE	A or B	2	4.3	6.1	2	7.4	2	7.2	ns
t_{PLZ}			2	3.9	5.8	2	7.3	2	6.4	

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50$ Ω, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

SN54BCT25244, SN74BCT25244

25-Ω BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS064A-D3533, JUNE 1990, REVISED NOVEMBER 1991

- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 25 Ω or Greater
- Distributed V_{CC} and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


These 25-Ω octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These buffers are capable of sinking a 188-mA I_{OL} , which facilitates switching 25-Ω transmission lines on the incident wave. The distributed V_{CC} and GND pins minimize switching noise for more reliable system operation.


When the output-enable ($1\overline{OE}$ and $2\overline{OE}$) inputs are low, the device transmits data from the A inputs to the Y outputs. When $1\overline{OE}$ and $2\overline{OE}$ are high, the outputs are in the high-impedance state.

The SN54BCT25244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT25244 is characterized for operation from 0°C to 70°C.

SN54BCT25244 . . . JT PACKAGE
SN74BCT25244 . . . DW OR NT PACKAGE
(TOP VIEW)



SN54BCT25244 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(EACH BUFFER/DRIVER)


INPUTS		OUTPUT
\overline{OE}	A	Y
H	X	Z
L	L	L
L	H	H

SN54BCT25244, SN74BCT25244

25-Ω BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS064A–D3533, JUNE 1990–REVISED NOVEMBER 1991

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state, V_O	-0.5 V to 5.5 V
Voltage applied to any output in the high state, V_{OH}	-0.5 V to V_{CC}
Input clamp current, I_{IK} ($V_I < 0$)	-30 mA
Current into any output in the low state, I_{OL} : SN54BCT25244	250 mA
SN74BCT25244	376 mA
Operating free-air temperature range: SN54BCT25244	-55°C to 125°C
SN74BCT25244	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Pin numbers shown are for DW, JT, and NT packages.



SN54BCT25244, SN74BCT25244
25-Ω BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SC54064A D0833 JUNE 1990 REVISION NOVEMBER 1991

recommended operating conditions (see Note 2)

		SN54BCT25244			SN74BCT25244			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage				0.8			V
I _{IK}	Input clamp current				-18			mA
I _{OH}	High-level output current				-53			mA
I _{OL}	Low-level output current				125			mA
T _A	Operating free-air temperature	-55			125			°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54BCT25244		SN74BCT25244		UNIT
		MIN	TYP†	MAX	MIN	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2		V
V _{OH}	V _{CC} = 4.75 V, I _{OH} = -3 mA			2.7		V
	V _{CC} = 4.5 V, I _{OH} = -53 mA	2				
	V _{CC} = 4.5 V, I _{OH} = -80 mA			2		
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 94 mA	0.38 0.55		0.42 0.55		V
	V _{CC} = 4.5 V, I _{OL} = 125 mA			0.8		
	V _{CC} = 4.5 V, I _{OL} = 188 mA					
I _I	V _{CC} = 5.5 V, V _I = 5.5 V			0.1		mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20		μA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.5 V			-0.6		mA
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			50		μA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.5 V			-50		μA
I _{CCL}	V _{CC} = 5.5 V, Outputs open	90 119		90 119		mA
I _{CCH}	V _{CC} = 5.5 V, Outputs open	59 78		59 78		mA
I _{CCZ}	V _{CC} = 5.5 V, Outputs open	7 11		7 11		mA
C _I	V _{CC} = 5 V, V _I = V _{CC} or GND			5.5		pF
C _O	V _{CC} = 5 V, V _O = V _{CC} or GND			17		pF

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54BCT25244, SN74BCT25244


25-Ω BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS064A-D3533, JUNE 1990-REVISED NOVEMBER 1991

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54BCT25244		SN74BCT25244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	Y	1	3.2	4.9	1	5.3	1	5.5	ns
t_{PHL}			2	4	5.6	2	6.3	2	6	
t_{PZH}	\overline{OE}	Y	3.2	5.6	8.5	3.2	9.7	3.2	9.3	ns
t_{PZL}			3.7	6.3	9.2	3.7	10.4	3.7	10.2	
t_{PHZ}	\overline{OE}	Y	1.6	3.6	5.5	1.6	6.5	1.6	6.3	ns
t_{PLZ}			3.1	5.3	7.8	3.1	9.5	3.1	8.4	

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

SN54BCT25245, SN74BCT25245 25-OHM OCTAL BUS TRANSCEIVERS


SCBS051 – TI0220 – D3514, MAY 1990 – REVISED SEPTEMBER 1990

- **State-of-the-Art BICMOS Design Significantly Reduces ICCZ**
- **Designed to Facilitate Incident Wave Switching for Line Impedances of 25-Ohm or Greater**
- **Distributed V_{CC} and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs**
- **Data Flow-Through Pinout (All Inputs on Opposite Side from Outputs)**
- **ESD Protection Exceeds 2000 V per Mil-Std-883C Method 3015**
- **Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs**

SN54BCT25245 ... JT PACKAGE
SN74BCT25245 ... DW or NT PACKAGE
(TOP VIEW)



SN54BCT25245 ... FK PACKAGE
(TOP VIEW)



NC—No internal connection

description

These 25-ohm octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending on the level at the direction control (DIR) input. The enable input \bar{G} can be used to disable the device so that the buses are effectively isolated.

These transceivers are capable of sinking 188 mA of I_{OL} current (A port), which facilitates switching 25-ohm transmission lines on the incident wave. They are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented transceivers. The distributed V_{CC} and GND pins minimize the noise generated by the simultaneous switching of the outputs.

The SN54BCT25245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT25245 is characterized for operation from 0°C to 70°C.


SN54BCT25245, SN74BCT25245 25-OHM OCTAL BUS TRANSCEIVERS

D3514, MAY 1990 – REVISED SEPTEMBER 1990 – TI0220 – SCBS051


FUNCTION TABLE

ENABLE INPUTS		OPERATION
\bar{G}	DIR	'BCT25245
L	L	B Data to A Bus
L	H	A Data to B Bus
H	X	Isolation

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

SN54BCT25245, SN74BCT25245 25-OHM OCTAL BUS TRANSCEIVERS

SCBS051 – TI0220 – D3514, MAY 1990 – REVISED SEPTEMBER 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	– 0.5 V to 7 V
Input voltage range (see Note 1): Control Inputs	– 0.5 V to 7 V
I/O ports	– 0.5 V to 5.5 V
Voltage applied to any output in the disabled or power-off state	– 0.5 V to 5.5 V
Voltage applied to any output in the high state (B port)	– 0.5 V to V_{CC}
Input clamp current	– 30 mA
Current into any output in the low state: SN54BCT25245 (A port)	250 mA
(B port)	40 mA
SN74BCT25245 (A port)	376 mA
(B port)	48 mA
Operating free-air temperature range: SN54BCT25245	– 55°C to 125°C
SN74BCT25245	0°C to 70°C
Storage temperature range	– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		'54BCT25245			'74BCT25245			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage	0.8			0.8			V
I_{IK}	Input clamp current	– 18			– 18			mA
I_{OH}	High-level output current	A1-A8			– 53			mA
		B1-B8			– 3			
I_{OL}	Low-level output current	A1-A8			125			mA
		B1-B8			20			
T_A	Operating free-air temperature	– 55			125			°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54BCT25245, SN74BCT25245 25-OHM OCTAL BUS TRANSCEIVERS

D3514, MAY 1990 – REVISED SEPTEMBER 1990 – TI0220 – SCBS051

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	'54BCT25245			'74BCT25245			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$	-1.2			-1.2			V
V_{OH}	Any A $V_{CC} = 4.5\text{ V}$, $I_{OH} = -53\text{ mA}$ $V_{CC} = 4.5\text{ V}$, $I_{OH} = -80\text{ mA}$	2			2			V
					2.7			
	Any B $V_{CC} = 4.75\text{ V}$, $I_{OH} = -3\text{ mA}$ $V_{CC} = 4.5\text{ V}$, $I_{OH} = -3\text{ mA}$	2.4	3.3		2.4	3.3		
V_{OL}	Any A $V_{CC} = 4.5\text{ V}$, $I_{OL} = 94\text{ mA}$ $V_{CC} = 4.5\text{ V}$, $I_{OL} = 125\text{ mA}$ $V_{CC} = 4.5\text{ V}$, $I_{OL} = 188\text{ mA}$	0.38		0.55	0.42		0.55	V
		0.8						
					0.7			
	Any B $V_{CC} = 4.5\text{ V}$, $I_{OL} = 20\text{ mA}$ $V_{CC} = 4.5\text{ V}$, $I_{OL} = 24\text{ mA}$	0.3		0.5				
					0.35		0.5	
I_I	A and B $V_{CC} = 5.5\text{ V}$, $V_I = 5.5\text{ V}$	0.25			0.25			mA
	DIR and \bar{G} $V_{CC} = 5.5\text{ V}$, $V_I = 5.5\text{ V}$	0.1			0.1			
I_{IH}^\ddagger	A and B $V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$	70			70			μA
	DIR and \bar{G} $V_{CC} = 5.5\text{ V}$, $V_I = 2.7\text{ V}$	20			20			
I_{IL}^\ddagger	A and B $V_{CC} = 5.5\text{ V}$, $V_I = 0.5\text{ V}$	-0.6			-0.6			mA
	DIR and \bar{G} $V_{CC} = 5.5\text{ V}$, $V_I = 0.5\text{ V}$	-0.6			-0.6			
I_{OS}^\S	B port only† $V_{CC} = 5.5\text{ V}$, $V_O = 0$	60		-150	-60		-150	mA
I_{CCH}	A to B $V_{CC} = 5.5\text{ V}$	36		46	36		46	mA
	B to A	63		77	63		77	
I_{CCL}	A to B $V_{CC} = 5.5\text{ V}$	48		60	48		60	mA
	B to A	95		115	95		115	
I_{CCZ}	$V_{CC} = 5.5\text{ V}$	12	16		12	16	mA	
C_{in}	\bar{G} and DIR $V_{CC} = 5.5\text{ V}$, $V_I = 2.5\text{ V}$ or 0.5 V	8			8			pF
C_{io}	A port $V_{CC} = 5.5\text{ V}$, $V_I = 2.5\text{ V}$ or 0.5 V	18			18			pF
	B port	8			8			

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

† Testing for this parameter on the A port is not recommended.

SN54BCT25245, SN74BCT25245 25-OHM OCTAL BUS TRANSCEIVERS

SCBS051 - TI0220 - D3514, MAY 1990 - REVISED SEPTEMBER 1990

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX†			UNIT	
			'BCT25245			'54BCT25245		'74BCT25245		
			MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	A	B	1.2	3.3	5.1	1.2	5.8	1.2	5.7	ns
t _{PHL}			1.9	4.3	6.7	1.9	7.6	1.9	7.2	
t _{PLH}			1.2	3.3	4.8	1.2	5.7	1.2	5.5	
t _{PHL}	B	A	2.1	4	5.6	2.1	6.4	2.1	6.2	ns
t _{PZH}			3.7	6.3	8.4	3.7	10.1	3.7	9.6	
t _{PZL}	C	A	4.5	7.4	9.2	4.5	11.1	4.5	10.3	ns
t _{PHZ}			1.8	3.7	5.5	1.8	6.4	1.8	6.2	
t _{PLZ}	C	A	3.3	5.1	7.2	3.3	9.6	3.3	8.3	ns
t _{PZH}			3.4	5.7	7.9	3.4	9.2	3.4	8.9	
t _{PZL}	C	B	4.3	6.6	8.7	4.3	10.1	4.3	9.7	ns
t _{PHZ}			2.7	4.5	6.3	2.7	7.2	2.7	6.9	
t _{PLZ}	C	B	1.7	4.5	6.8	1.7	8.3	1.7	7.5	ns
t _{PHZ}			1.7	4.5	6.8	1.7	8.3	1.7	7.5	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

**SN54BCT25245, SN74BCT25245
25-OHM OCTAL BUS TRANSCEIVERS**

D3514, MAY 1990 – REVISED SEPTEMBER 1990 – TI0220 – SCBS051


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR 3-STATE OUTPUTS

SWITCH POSITION TABLE


TEST	S1
t _{PLH}	Open
t _{PHL}	Open
t _{PZH}	Open
t _{PZL}	Closed
t _{PHZ}	Open
t _{PLZ}	Closed




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLED TIMES, 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.


FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



ETL Enhanced Transceiver Logic	1
BTL Backplane Transceiver Logic	2
GTL Gunning Transceiver Logic	3
ABT/CBT 25-Ω Incident-Wave Switching Drivers	4
Mechanical Data	5

DGG/R-PDSO-G**

300-MIL THIN SHRINK SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions include mold flash or protrusion.

MECHANICAL DATA

DL/R-PDSO-G**

PLASTIC SHRINK SMALL-OUTLINE PACKAGE


48-PIN SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Leads are within 0.0035 (0,089) radius of true position at maximum material condition.
 - D. Body dimensions do not include mold flash, protrusion or gate burr.
 - E. Mold flash or protrusion or gate burr shall not exceed 0.015 (0,381).
 - F. Lead tips coplanar within 0.004 (0,102).
 - G. Lead length measured from lead top to point 0.010 (0,254) above seating plane.

DW/R-PDSO-G**
20-PIN SHOWN

PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Leads are within 0.10 (0,25) radius of true position at maximum material condition.
 - D. Body dimensions do not include mold flash or protrusion.
 - E. Mold flash or protrusion shall not exceed 0.006 (0,15).
 - F. Lead tips coplanar within ± 0.004 ($\pm 0,10$) exclusive of solder.

MECHANICAL DATA

NT/R-PDIP-T24


PLASTIC DUAL-IN-LINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Drawing source: SCJ Package handbook, 1990

RC052
plastic quad flatpack

This plastic package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The package is intended for surface mounting and leads are spaced on 0,65 mm centers with an 0,80-mm foot length. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Maximum deviation from coplanarity is 0,1 mm.
 B. All dimensions and notes for JEDEC outline MO-xxxxx apply.

MECHANICAL DATA


PCA100 square quad flatpack

This plastic package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperatures with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for surface mounting, and leads are spaced on 1,0-mm centers with a 0,8-mm foot length. Leads require no additional cleaning or processing when used in soldered assembly.



PZ/S-PQFP-G100

PLASTIC QUAD FLAT PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Maximum deviation from caplanarity is 0,08 mm.

TI European Sales Offices

BELGIQUE/BELGIË

Texas Instruments S.A./N.V.
Avenue Jules Bordetlaan 11
1140 Bruxelles/Brussels
Tel: (02) 7 26 75 80
Fax: (02) 7 26 72 76

DEUTSCHLAND

Texas Instruments GmbH
Haggertystr.1
85356 Freising
Tel: (0 81 61) 80-0 od. Nbst.
Fax: (0 81 61) 80 45 16

Kirchhorster Straße 2
30659 Hannover
Tel: (0511) 90 49 60
Fax: (0511) 6 49 03 31

Maybachstraße 11
73760 Stuttgart - Ostfildern
Tel: (0711) 3 40 30
Fax: (0711) 3 40 32 57

ITALIA

Texas Instruments S.p.A.
Centro Direzionale Colleoni
Palazzo Perseo - Via Paracelso, 12
20041 Agrate Brianza (Mi)
Tel: (039) 6 84 21
Fax: (039) 6 84 29 12

ESPAÑA

Texas Instruments S.A.
c/Gobelas 43
28023 Madrid
Tel: (1) 3 72 80 51
Fax: (1) 3 72 82 66

FRANCE, MIDDLE EAST & AFRICA

Texas Instruments
8-10 Avenue Morane-Saulnier
B.P. 67
78141 Vélizy Villacoublay
Cedex
Tel: (1) 30 70 10 01
Fax: (1) 30 70 10 54

HOLLAND

Texas Instruments B.V.
Amsterdamsseweg 204
1182 HL Amstelveen
Tel: (020) 5 46 98 00
Fax: (020) 6 46 31 36

HUNGARY

TI Representation
Budaörsi u. 50, 3rd floor
1112 Budapest
Tel: (1) 2 0922 11
Fax: (1) 2 67 13 57

EIRE

Texas Instruments Ltd.
7/8 Harcourt Street
Dublin 2
Tel: (01) 4 75 52 33
Fax: (01) 4 78 14 63

SUOMI/FINLAND

Texas Instruments OY
Tekniikantie 12
02150 Espoo
Tel: (0) 43 54 20 33
Fax: (0) 46 73 23

SVERIGE, DANMARK & NORGE

Texas Instruments
Isafjordsgatan 7
164 93 Kista
Tel: (08) 7 52 58 00
Fax: (08) 7 51 97 15

UNITED KINGDOM

Texas Instruments Ltd.
800 Pavilion Drive
Northampton Business Park,
Northampton NN47YL
Tel: (01604) 663000
Fax: (01604) 663001
Technical Enquiry Service
Tel: 0033-130 70 11 65

E-PIC

TI SC EUROPEAN PRODUCT INFORMATION CENTRE

French: (+33) 130 70 11 64
English: (+33) 130 70 11 65
Dutch: (+33) 130 70 11 66
Italian: (+33) 130 70 11 67
German: (+33) 130 70 11 68

Fax line: (+33) 130 70 10 32

E-mail/Internet: epic@mag.ti.com

BBS/via modem: (+33) 130 70 11 99

If you have access to the Internet, you may like to visit
TI's World Wide Web server at:

<http://www.ti.com>

 **TEXAS
INSTRUMENTS**